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Abstract
The performance of Indium Gallium Zinc Oxide (IGZO) Thin-Film Transistors (TFTs)
has improved significantly in recent years; however, device stability still remains a sig-
nificant issue. In bottom-gate TFTs a difficult challenge is the lack of gate control
on the back-channel region, resulting in distortion in ID − VGS characteristics. In
this work a bottom-gate TFT process was established using SiO2 as a back-channel
passivation layer. The process was modified with options to implement TG (TG)
and Double-Gate (DG) configurations. TFTs were fabricated utilizing a SiO2 layer
deposited shortly after the IGZO sputter process, followed by an oxidizing ambient
anneal treatment. The process supports a low-defect IGZO interface, with TG and
DG configurations demonstrating improvements in channel control compared to a
traditional bottom-gate TFT. Electrical characteristics from each process treatment
and gate configuration where then compared. A SPICE level 2 compatible IGZO
TFT model was developed, with extracted parameter values providing a quantitative
measure of device operation. Measured characteristics were also used to develop a






Table of Contents iv
List of Figures vii
List of Tables x
List of Symbols xi
1 Literature Review 1
1.1 Background . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.2 Current Technology and Limitations . . . . . . . . . . . . . . . . . . 3
1.3 Candidates to Replace Hydrogenated Amorphous Silicon (a-Si:H) . . 5
1.4 Electron Conduction in Amorphous Semiconductors . . . . . . . . . . 6
1.4.1 Covalent Bonded Semiconductors . . . . . . . . . . . . . . . . 6
1.4.2 Ionic Oxide Semiconductors . . . . . . . . . . . . . . . . . . . 7
1.5 Brief History of Oxide-Semiconductors . . . . . . . . . . . . . . . . . 7
1.6 Prospective of ZnO TFTs . . . . . . . . . . . . . . . . . . . . . . . . 8
1.6.1 PE-ALD ZnO with Alumina Passivation . . . . . . . . . . . . 8
1.7 Motivation For The Development of IGZO TFTs . . . . . . . . . . . 9
1.8 Summary of Literature Review . . . . . . . . . . . . . . . . . . . . . 10
2 Comprehensive Parameter Extraction Model 12
2.1 Motivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
2.2 Derivation and Development of SPICE Level-2 Model . . . . . . . . . 13
2.3 Methodology . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
2.4 Additional Extracted Parameters . . . . . . . . . . . . . . . . . . . . 17
2.5 Summary of the Parameter Extraction Model . . . . . . . . . . . . . 17
iv
CONTENTS
3 Preliminary Research 19
3.1 Staggered Bottom-Gate TFT Fabrication Process . . . . . . . . . . . 19
3.1.1 Test Chip Layout . . . . . . . . . . . . . . . . . . . . . . . . . 20
3.2 Staggered Bottom-Gate TFTs . . . . . . . . . . . . . . . . . . . . . . 20
3.3 Gate Dielectric/IGZO Interface . . . . . . . . . . . . . . . . . . . . . 22
3.4 IGZO Ripening . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
3.5 E-Beam Alumina Passivation . . . . . . . . . . . . . . . . . . . . . . 25
3.6 Dry Etch Integration . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
3.7 Terada-Muta Analysis of IGZO TFTs . . . . . . . . . . . . . . . . . . 27
3.8 Summary of Preliminary Research . . . . . . . . . . . . . . . . . . . . 29
4 SiO2 Passivated TFTs 31
4.1 Staggered Bottom-Gate Configuration . . . . . . . . . . . . . . . . . 31
4.1.1 Designed Experiment BG (bottom-gate) . . . . . . . . . . . . 32
4.1.2 Electrical Characteristics BG . . . . . . . . . . . . . . . . . . 33
4.1.3 Summary of Results BG . . . . . . . . . . . . . . . . . . . . . 36
4.2 Coplanar Top-Gate Configuration . . . . . . . . . . . . . . . . . . . . 36
4.2.1 Fabrication Process TGcop (Coplanar Top-Gate) . . . . . . . . 36
4.2.2 Designed Experiment TGcop . . . . . . . . . . . . . . . . . . . 36
4.2.3 Electrical Characteristics TGcop . . . . . . . . . . . . . . . . . 37
4.2.4 Summary of Results TGcop . . . . . . . . . . . . . . . . . . . . 38
4.3 Staggered Top-Gate Configuration . . . . . . . . . . . . . . . . . . . . 38
4.3.1 Fabrication Process TGstg (Staggered Top-Gate) . . . . . . . . 38
4.3.2 Designed Experiment TGstg . . . . . . . . . . . . . . . . . . . 39
4.3.3 Electrical Characteristics TGstg . . . . . . . . . . . . . . . . . 40
4.3.4 Summary of Results TGstg . . . . . . . . . . . . . . . . . . . . 42
4.4 Double-Gate Configuration . . . . . . . . . . . . . . . . . . . . . . . . 42
4.4.1 Fabrication Process DG (Double-Gate) . . . . . . . . . . . . . 42
4.4.2 Designed Experiment DG . . . . . . . . . . . . . . . . . . . . 43
4.4.3 Electrical Characteristics DG . . . . . . . . . . . . . . . . . . 43
4.4.4 Summary of Results DG . . . . . . . . . . . . . . . . . . . . . 46
4.5 Evaluation of TFT Configurations . . . . . . . . . . . . . . . . . . . . 46
4.5.1 Bias-Stress Stability . . . . . . . . . . . . . . . . . . . . . . . 49
4.6 Summary of Silicon Dioxide (SiO2) Passivated TFTs . . . . . . . . . 52
v
CONTENTS
5 TCAD TFT Simulation 53
5.1 Structure Definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
5.2 IGZO Material Characterization by XPS . . . . . . . . . . . . . . . . 56
5.3 Model Refinement . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
5.4 Summary of TCAD Simulations . . . . . . . . . . . . . . . . . . . . . 58
6 Final Remarks 60
6.1 Summary of Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60
6.2 Future Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63
Bibliography 64
Acronyms 66
A Parameter Extraction Matlab Code 67
B Silvaco TCAD Simulation Code 70
C Process Recipies 75
D BG Process Flow 76
E TGcop Process Flow 85
F TGstg Process Flow 90
G DG Process Flow 96
vi
List of Figures
1.1 Structure of an LCD [1]. . . . . . . . . . . . . . . . . . . . . . . . . . 2
1.2 Equivalent circuit of active matrix display. A liquid crystal and stor-
age capacitor are connected in parallel being driven by a TFT that is
connected to the scan and data circuits. . . . . . . . . . . . . . . . . 2
1.3 Mobility requirements for current and future displays . . . . . . . . . 4
1.4 Active matrix VT compensation circuit utilizing 4 TFTs and 2 storage
capacitors [2]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
1.5 Illustration of orbitals of a covalent and ionic semiconductors in crys-
talline and amorphous structures . . . . . . . . . . . . . . . . . . . . 7
1.6 ID−VGS measurements and differential mobility extraction of a Plasma-
Enhanced Atomic Layer Deposition (PE-ALD) deposited ZnO TFT. . 9
1.7 Comparison of a-Si:H and un-passivated IGZO TFT ID−VGS transfer
characteristics with dimensions of L/W = 5/30 µm and 48/100 µm,
respectively [3, 4]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
2.1 Linear ID-VGS measurements of Si (left) and IGZO (right) TFTs. . . 13
2.2 Circuit representation of TFT including parasitic series resistance. . . 15
2.3 Measured and modeled ID-VGS transfer characteristics. . . . . . . . . 17
3.1 Top-down (left) and cross-sectional view (right) of a BGstg TFT. . . . 20
3.2 RIT TFT test chip layout. . . . . . . . . . . . . . . . . . . . . . . . . 21
3.3 Structure of a Staggered Bottom-Gate (BGstg) IGZO TFTs without
a back-channel passivation material (left) and the ID − VGS transfer
characteristics of a L/W = 48/100 µm TFT with VDS = 0.1 V and 10 V
[4]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
3.4 Overlay of PECVD and thermal SiO2 and ALD Al2O3 transfer char-
acteristics (left) and LPCVD Si3N4 transfer characteristics with L/W
= 48/100 µm. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23
3.5 Transfer characteristics of an L/W = 24/100 µm TFT immediately
after annealing and 2 weeks after annealing. . . . . . . . . . . . . . . 24
3.6 ID − VGS transfer characteristics of an L/W = 24/100 µm TFT after;
annealing, wet etching the IGZO channel and 2 weeks after etching. . 24
3.7 ID−VGS transfer characteristics of L/W = 48/100 µm TFTs with and
without 100 nm e-beam evaporated alumina passivation material. . . 26
vii
LIST OF FIGURES
3.8 ID − VGS transfer characteristics of TFT with a dry etched mesa. . . 27
3.9 Terada-Muta analysis of IGZO TFTs. . . . . . . . . . . . . . . . . . . 28
3.10 S/D lift-off lithography bias with a mask defined channel length of 6 µm. 28
4.1 ID-VGS transfer characteristics of SiO2 passivated TFTs, VDS = 10 V. 32
4.2 BG ID-VGS transfer characteristics of L/W = 12/100 µm SiO2 passi-
vated TFTs. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33
4.3 ID-VGS transfer characteristics of over-oxidized IGZO L/W = 12/100 µm
SiO2 passivated TFT. . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
4.4 Box plots of extracted parameters for wafers BGstg TFTs on 1− 3. . 35
4.5 Cross-sectional image comparing BGstg (left) and Coplanar Top-Gate
(TGcop) (right) TFT structures. . . . . . . . . . . . . . . . . . . . . . 37
4.6 TGcop ID-VGS transfer characteristics with L/W = 12/100 µm of wafer
1 (left) and wafer 3 (right). . . . . . . . . . . . . . . . . . . . . . . . . 38
4.7 Cross-sectional image comparing BGstg (left) and Staggered Top-Gate
(TGstg) (right) TFT structures. . . . . . . . . . . . . . . . . . . . . . 39
4.8 Transfer characteristics of TGstg TFTs with dimensions of L/W =
12/100 µm. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
4.9 Box plots of extracted parameters for L/W = 12/100 µm TFTs. . . . 41
4.10 Cross-sectional image comparing BGstg (left) and DG (right) TFT
structures. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
4.11 ID-VGS transfer characteristics of DG TFTs. . . . . . . . . . . . . . . 44
4.12 Box plots of extracted parameters for L/W = 12/100 µm DG configu-
ration wafers 1− 3. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 45
4.13 ID-VGS transfer characteristics of BG, TGstg and DG configurations
with dimensions of L/W = 12/100 µm as measured (left) and normal-
ized x-axis (right). . . . . . . . . . . . . . . . . . . . . . . . . . . . . 46
4.14 Extracted parameters from L/W = 12/100 µm devices with PECVD
TG dielectric and 4 h anneals. . . . . . . . . . . . . . . . . . . . . . . 48
4.15 BGstg Negative-Bias Stress Test (NBST) (left) and Positive-Bias Stress
Test (PBST) (right). . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
4.16 TGstg NBST (left) and PBST (right). . . . . . . . . . . . . . . . . . . 50
4.17 DG NBST (left) and PBST (right). . . . . . . . . . . . . . . . . . . . 51
5.1 Simulated structure of a TGstg TFT where Leff = 9 µm. . . . . . . . 54
5.2 Overlay of measured data and TCAD model for an un-passivated TFT
with L/W = 6/100 µm where Leff = 3 µm [4]. . . . . . . . . . . . . . 55
viii
LIST OF FIGURES
5.3 O1s spectra of IGZO with the addition of two Gaussian fits indicating
oxygen lattice and vacancy states. . . . . . . . . . . . . . . . . . . . . 56
5.4 Measured and modeled ID-VGS transfer characteristics L/W = 12/100 µm
and Leff = 12 µm. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
ix
List of Tables
1.1 Comparison of a-Si:H, Poly-Si, ZnO and a-IGZO as TFT channel ma-
terials [5, 6]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
3.1 Gate dielectric investigation treatments. . . . . . . . . . . . . . . . . 22
3.2 Extracted electrical parameters of L/W = 48/100 µm TFTs with and
without a passivation material. Transfer characteristics are in Fig. 3.7. 25
4.1 BGstg TFT experiment. . . . . . . . . . . . . . . . . . . . . . . . . . . 32
4.2 BG extracted electrical characteristics of L/W = 12/100 µm SiO2 pas-
sivated BGstg TFTs. . . . . . . . . . . . . . . . . . . . . . . . . . . . 34
4.3 TGcop TFT experiment. . . . . . . . . . . . . . . . . . . . . . . . . . 37
4.4 TGstg TFT experiment. . . . . . . . . . . . . . . . . . . . . . . . . . . 39
4.5 Parameter extractions for wafers 4 and 6. . . . . . . . . . . . . . . . . 41
4.6 DG TFT experiment. . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
4.7 Parameter extractions for DG configuration. . . . . . . . . . . . . . . 44
4.8 Bias stress conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . 49
4.9 Change in extracted parameters after bias stress testing. . . . . . . . 51
5.1 Bulk material model parameters [4]. . . . . . . . . . . . . . . . . . . . 54
5.2 Ratios of O2−V in IGZO before and after furnace annealing in a N2
ambient. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
5.3 Interface defect model parameters. . . . . . . . . . . . . . . . . . . . 58
C.1 LAM 4600 BCl3/Cl alumina etch recipe. . . . . . . . . . . . . . . . . 75




C ′ox Oxide capacitance per unit area F/cm
2
Eg Band gap energy eV
EOV Energy of oxygen vacancies eV
gm Transconductance S
ID Drain current A
L Channel length µm
NF Fixed charge cm
−2
NOV Energy density of oxygen vacancies cm
−3 eV−1
NTA Energy density of acceptor like tail-states cm
−3 eV−1
NTD Energy density of donor like tail-states cm
−3 eV−1
RSD Source/Drain series resistance Ω
SS Subthreshold swing V/dec
VDS Drain–Source voltage V
VGS Gate voltage V
VR Series resistance voltage drop V
VT Threshold voltage V
W Channel width µm
WOV Width of oxygen vacancies (gaussian distribution) eV
WTA Width of acceptor like tail-states (gaussian distri-
bution)
eV
WTD Width of donor like tail-states (gaussian distribu-
tion)
eV
χ Electron affinity eV
εIGZO Relative permittivity of IGZO
∆VG Sub-threshold separation V
µ0 Intrinsic electron mobility cm
2/Vs
µeff Effective electron mobility cm
2/Vs
µTH Threshold mobility cm
2/Vs





Liquid crystal displays (LCDs), such as the one depicted in Fig. 1.1, are comprised
of a backplane light source such as a Cold-Cathode Fluorescent Lamps (CCFLs),
or more recently light-emitting diodes (LEDs). The light from these sources passes
through a diffuser and polarizer. These are bonded to the glass substrate the thin-
film electronics are fabricated on. The second half of the display is composed of a
transparent common electrode, color filter and polarizer bonded to a second glass
substrate. The liquid crystal is sandwiched between the two glass substrates where a
voltage may be developed across the liquid crystal [1].
Prior to the development of active-matrix LCDs (AM-LCDs) the direct pixel ad-
dressing method known as the passive-matrix was the standard for LCDs. The main
drawback of directly addressing a pixel is the presence of leakage paths which allow
adjacent pixels to be partially turned on. Addressing the pixel through a transistor
eliminated the leakage paths and allowed AM-LCDs to dominate the display industry.
An example of a simple active-matrix circuit can be seen in Fig. 1.2 which consists
of a switching Thin-Film Transistor (TFT), storage capacitor, and liquid crystal.
1
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Figure 1.2: Equivalent circuit of active matrix display. A liquid crystal and storage
capacitor are connected in parallel being driven by a TFT that is connected to the scan
and data circuits.
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For a pixel to be turned on, the liquid crystal must be uncoiled by applying a
voltage to it. A pixel is turned on when there is an appropriate voltage applied
to the data line and the pixel is being addressed through the scan line. A pixel is
addressed until the storage capacitor is charged after which the TFT is turned off
by disconnecting the scan line. Voltage is maintained across the liquid-crystal by
the storage capacitor until the pixel is addressed again. By precisely controlling the
voltage applied to the liquid crystal high contrast ratios may be achieved by allowing a
precise amount of light through the display. For organic light-emitting diode (OLED)
displays precise control of pixel illumination can be achieved by controlling current
injected into the OLED.
With advancing technology more stringent manufacturing and performance re-
quirements are necessary. Large area uniformity is a major concern as display tech-
nology advances to generation 10 (Gen 10) which uses a substrate that is roughly
3 m×3 m. Electrical uniformity requirements are more demanding for OLED displays
due to the high sensitivity of brightness on the drain current of the driving TFT.
Another requirement is that the semiconductor material must be low-temperature
compatible, as they are typically fabricated on glass substrates using process temper-
atures less than 600 ◦C. For flexible displays the temperature requirements are much
lower than this. Another consideration is that high temperature processing may re-
sult in material changes (e.g. crystallization) which degrades large area electrical
uniformity. Finally, with decreasing pixel to TFT aspect ratios in high pixel density
displays it is advantageous for TFTs to be transparent to visible light.
1.2 Current Technology and Limitations
In the semiconductor industry, crystalline silicon is the undisputed leading technology
platform. Historically, his was a result of favorable economics realized by the ability
to grow a high quality dielectric and obtain a low defect density interface. As a
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result silicon has been extensively studied over the past 60 years making it the most
understood semiconducting material. Not surprisingly silicon became the dominant
technology in the display industry. Rather than crystalline bulk silicon, thin-film
Hydrogenated Amorphous Silicon (a-Si:H) is the primary channel material for TFTs.
The use of a-Si:H is attractive as it is low-temperature compatible and can be
deposited with plasma-enhanced chemical-vapor deposition (PECVD) below 350 ◦C.
It has good large area uniformity due to its amorphous structure and it is a well
understood, low-cost material.
Figure 1.3: Mobility requirements for current and future displays [7].
Several challenges have emerged with the demanding requirements of next gen-
eration displays. These limitations are observable in high pixel density displays and
fast switching speed applications. Both require a high mobility semiconductor for
improved current drive to minimize delay times [5, 8]. A 50-inch AM-LCD with cop-
per bus lines was assumed to determine the estimated mobility requirements shown
in Fig. 1.3. These values roughly double when considering a 70-inch AM-LCD due
to increased delay times [7]. Bias stress threshold voltage (VT ) instability is a major
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drawback to using a-Si:H in OLED displays. A 20 % change in brightness can occur
if the driving TFTs VT shifts by 0.1 V [6]. Compensation circuits which cancel out VT
errors exist and make it possible to use a-Si:H as an OLED driver. One example of
such a circuit can be seen in Fig. 1.4. The added complexity of these circuits reduces
yield driving costs up.
Figure 1.4: Active matrix VT compensation circuit utilizing 4 TFTs and 2 storage capac-
itors [2].
1.3 Candidates to Replace a-Si:H
Several candidates to replace a-Si:H are being investigated, some represented in
Table 1.1. Low-temperature polycrystalline silicon (LTPS) fulfills the mobility re-
quirements and are at least an order of magnitude greater than its amorphous coun-
terpart. The bias stress VT stability is sufficient for driving OLED, and it is also
possible to fabricate CMOS TFTs. LTPS is formed by depositing a-Si:H and then
crystallizing the material by excimer laser annealing (ELA). This technique is ap-
pealing because of its ability to crystallize the a-Si:H without heating the substrate.
Significant issues with this process is the high cost and process scaling limitations.
5
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LTPS also has challenges with large scale electrical uniformity, which is a result of
grain boundaries present in the film. Amorphous-oxide semiconductors are a con-
tender to replace a-Si:H. This is due to their high electron mobility compared to
a-Si:H. These materials can have a lower density of tail-states in the conduction
band making them less sensitive to bias stress than a-Si:H [5]. They also don’t suffer
from electrical non-uniformities like LTPS due to their amorphous structure and are
low-temperature compatible.











a-Si:H < 1 > 10 Good NMOS
LTPS 30− 100 < 0.5 Poor CMOS
ZnO 10− 30 ∼ 25 Poor NMOS
a-IGZO 10− 20 < 1 Good NMOS
1.4 Electron Conduction in Amorphous Semiconductors
Orbital drawings of a covalent and ionic-oxide semiconductor in a crystalline and
amorphous structure are shown in Fig. 1.5. This illustrates the mobility degradation
in a-Si:H from its crystalline state and why this is not observed in ionic bonded
semiconductors.
1.4.1 Covalent Bonded Semiconductors
In covalent bonded semiconductors such as silicon sp3 orbitals form the conduction
paths. In a crystalline film, these orbitals are aligned allowing band conduction to
occur and results in high carrier mobility. However, sp3 orbitals are highly sensitive
to spatial directivity. Degraded mobility in an amorphous structure is the result
6
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of disordered bonds which limit electron transport to hopping conduction through
band-tail states [9].
1.4.2 Ionic Oxide Semiconductors
The conduction path in ionic oxide semiconductors, such as AOS, are comprised of s
orbitals contributed by heavy-metal cations. The large overlap between neighboring
s orbitals makes them insensitive to bond distortion and allows band conduction to
occur, even in an amorphous material [9].
covalent semiconductor ionic semiconductor
Figure 1.5: Illustration of orbitals of a covalent (left) and ionic (right) semiconductors in
crystalline (top) and amorphous (bottom) structures [10].
1.5 Brief History of Oxide-Semiconductors
The first oxide-semiconductors came into fruition after the publication of a CdS TFT
in 1962. Following this several binary TFTs were demonstrated including; In2O3
in 1964, ZnO in 1968 and SnO2 in 1970. The first AM-LCD was demonstrated in
7
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1973 using CdSe TFTs and following this a-Si:H took over the market. ZnO saw
revitalized interest in 2003 when shortcomings of a-Si:H TFTs were first becoming
apparent. Since then several new ternary and quaternary AOS have been developed
to address electrical performance and stability challenges present in binary oxide-
semiconductors [5].
1.6 Prospective of ZnO TFTs
ZnO is a promising candidate to replace a-Si:H. Its semiconducting properties were
first reported in 1968. Renewed interest occurred during the early 2000s for potential
integration into display technologies. This was due to its electron mobility being
an order of magnitude greater than a-Si:H. For more uniform electrical properties
an amorphous film is desirable. ZnO is typically sputter deposited which is both
a low-temperature process and suitable for large area deposition. Like most binary
semiconductors ZnO is easily crystallized into a polycrystalline structure resulting
in grain boundaries that present significant challenges with electrical uniformity [5].
Compensation circuits may be used to overcome electrical non-uniformity at the cost
of lower yield, higher fabrication costs and added complexity [6]. Many ternary and
quaternary AOS have since been developed to combat electrical uniformity issues that
ZnO suffers from. The additional elements serve to frustrate crystallization and tend
to naturally form amorphous structures [9].
1.6.1 PE-ALD ZnO with Alumina Passivation
Plasma-Enhanced Atomic Layer Deposition (PE-ALD) of ZnO can achieve high per-
formance TFTs as was demonstrated by D. A. Mourey et al. The device in Fig. 1.6
has a VT of 4.5 V, µsat of 20− 30 cm2/V · s and a sub-threshold swing of 200 mV/dec
[11]. These results were achieved by minimizing process induced damage to the ZnO
semiconductor. PE-ALD uses a remote plasma source minimizing any plasma induce
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damage in the ZnO. PE-ALD allows for low-temperature deposition and has a high
deposition rate, minimizing time spent in vacuum at elevated temperature. Most
importantly hydrogen free precursors, CO2 and N2O are used. Hydrogen incorpora-
tion increases the number of free electrons in oxide semiconductors by bonding with
oxygen forming OH− bonds in which act as additional donors. This causes a left shift
in VT and degrades off-state current [12]. While this deposition method yields high
performance TFTs, the process is not yet scalable to 8G/10G glass substrates and is
currently unsuitable for high volume manufacturing.
Figure 1.6: ID − VGS measurements and differential mobility extraction of a PE-ALD
deposited ZnO TFT [11].
1.7 Motivation For The Development of IGZO TFTs
Amorphous indium-gallium-zinc-oxide (a-IGZO) is a promising material that has
gained interest in the FPD industry due to its high electron mobility, which is about an
order of magnitude larger than a-Si:H and similar to that of ZnO. The 4 atom compo-
sition frustrates crystallization even under higher temperature annealing (≤400 ◦C).
This is in contrast to ZnO and as a result the film can achieve better large area unifor-
mity while being deposited by sputtering. The |VT | of IGZO is also much lower than
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ZnO it is hypothesized that this is due to gallium suppression of the free electrons
[10]. IGZO is low-temperature deposition capability and high ON/OFF current ra-
tios. [5, 6]. IGZO is also less sensitive to illumination induced instability than a-Si:H
resulting in improved device reliability. Additionally its compatible with processing
techniques currently used with a-Si:H ensuring a quick transition when integrating
with high-volume manufacturing at a low cost [5, 8, 13]. AOS are typically more sta-
ble than a-Si:H with regard to temperature bias stress, and illumination bias stress
testing. This is the result of a lower number of tail states near the conduction band
[14].
Several challenges with a-IGZO must be overcome before it is widely adopted in
the FPD industry. Storage ambient will cause the electrical properties of the film
to change requiring a passivation material being deposited on the back-channel of
a Staggered Bottom-Gate (BGstg) TFT to ensure device stability. IGZO is not a
chemically robust material requiring lift-off processing following the active area etch.
Process induced damage is also a concern whenever plasma processes are considered
as it may generate defects in the IGZO degrading ID − VGS characteristics.
1.8 Summary of Literature Review
With more advanced display applications the incumbent technology, a-Si:H, becomes
less economical for backplane switching circuits. This is in part due to the low elec-
tron mobility of the amorphous material. The bias-stress instability of the material
is another shortcoming which can negatively impact the lifetime of a display. IGZO
is one material currently being investigated which provides both higher electron mo-
bility and lower bias-stress sensitivity than a-Si:H. The improved electron mobility
is illustrated in Fig. 1.7 where, when normalized by device width the IGZO TFT
current drive is approximately 1.5 times larger than the a-Si:H TFT despite being
roughly 10 times longer in channel length. This allows for lower voltage operation
10
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and can result in reduced power consumption. IGZO can be deposited via sputtering,
is low-temperature compatible and does not have high-cost processing and large-scale
uniformity issues associated with materials such as LTPS or ZnO. Challenges with de-
vice stability and passivation without degrading device performance need to be solved
before IGZO can be widely adopted FPD industry. When comparing various TFT
treatment combinations it is useful to look at the ID − VGS transfer characteristics
for a preliminary qualitative comparison. For a quantitative comparison parameter
extraction from these measured transfer characteristics must be performed. Typically
parameters such as VT , µ and SS are used to evaluate the electrical performance of
these devices. This becomes difficult when considering IGZO as it does not show
normal field degradation that typical silicon devices exhibit. As a result the linear
mode ID−VGS transfer characteristics are concave up rather than concave down. This
makes it impossible to extract VT by finding the x-intercept from the maximum of
the slope and attempts to perform this result in extracted parameters of questionable
validity.



















 @ 0.1V & 10V
Figure 1.7: Comparison of a-Si:H and un-passivated IGZO TFT ID − VGS transfer char-
acteristics with dimensions of L/W = 5/30 µm and 48/100 µm, respectively [3, 4].
11
Chapter 2
Comprehensive Parameter Extraction Model
2.1 Motivation
The development of a consistent and reliable parameter extraction model is of paramount
importance if a quantitative analysis and comparison of different treatments is re-
quired. It is important for this method to have minimum error so that any differences
observed can be accounted for by processing factors. IGZO TFTs appear to have lit-
tle influence by normal field degradation and series resistance when operated in linear
mode, as silicon devices do as shown in Fig. 2.1. Thus, traditional methods used for
silicon devices, such as extracting VGS at the maximum transconductance for VT do
not work. An attempt to use this method will result in grossly overestimated VT and
subsequently the threshold and effective mobilities, µTH and µeff , respectively. Tra-
ditional methods used for IGZO TFTs calculate VT at the maximum of the derivative
of gm. This method provides an acceptable, albeit conservative measurement of VT ;
however, this is not a robust method. False peaks may occur in the off-state or on-
state resulting in a VT which is grossly incorrect. Data smoothing by taking a rolling
5 point average can be used to improve the reliability; however, there will invariably
be some devices which cause this extraction to fail. A SPICE level-2 model which
utilizes an effective channel mobility model would satisfy both of these issues.
12
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Figure 2.1: Linear ID-VGS measurements of Si (left) and IGZO (right) TFTs.
2.2 Derivation and Development of SPICE Level-2 Model
This method implements a SPICE level-2 model which uses an effective mobility
model to account for the on-state mobility enhancement seen in IGZO TFTs. This
model can also consider any RSD and ∆L that may be present in these devices. This















Where an effective mobility model, shown in (2.2), is used to account for the normal
field mobility enhancement seen in a-IGZO by allowing the fitting parameter, θ to be
negative.
µ = µeff =
µTH
1 + (VGS − VT ) θ
(2.2)
1This equation assumes a negligibly small VDS
2/2 term.
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To make this model more flexible, parasitic source and drain series resistance (RSD)
and effective channel length (Leff ) will also be considered, these values may be ex-
tracted by Terada-Muta analysis. An equivalent circuit showing RSD can be seen in
Fig. 2.2, where the internal VGS and VDS from (2.1) and (2.2) are now defined as ˜VGS
and ˜VDS. When including RSD and ∆L (2.3) must be rearranged to solve for VGS




























By rearranging the relationships defined in (2.5) the applied voltages may be substi-
tuted into (2.4) and results in (2.6).
VDS = ˜VDS − VR = ˜VDS − IDRSD (2.5a)
































This model can accommodate ∆L or RSD, however it is important to note that this
method can not be used to extract these parameters, as the additional degrees of










Figure 2.2: Circuit representation of TFT including parasitic series resistance.
2.3 Methodology
The parameters are extracted from the refined model by iterative numerical approxi-
mation where µTH and θ are directly coupled between linear and saturation operation
while VT is not coupled between these models. This allows for different extracted val-
ues linear and saturation threshold voltage, henceforth referred to as VTlin and VTsat
respectively.
The routine utilizes boundary conditions from 2.7 to prevent the routine from
ending at a local minimum.
1 ≤ µTH ≤ 100 (2.7a)
− 10 ≤ VT ≤ 10 (2.7b)
− 1 ≤ θ ≤ 1 (2.7c)
The routine’s goal is set to minimize the error between linear and saturation mode
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fit and measurement data.
RMSE =
√∑n








This is achieved by summing the Normalized Root-Mean-Square Error (NRMSE) to
ensure each mode of operation is weighted equally. The routine uses an initial guess
provided by the user then varies the fitting parameters until either the maximum
number of iterations is reached, the function, or step tolerance is achieved. When the
step size is smaller than the step tolerance the iterations are stopped. On the other
hand when the change in NRMSE is less than the function tolerance the iterations
stop. The maximum number of iterations is set to 600 while the step and function
tolerances are set to 1× 10−6.
This minimization routine is run in a while loop which checks for VGS−VT > 0 for
both linear and saturation operation. If these criteria are not achieved VGS < VT is
removed and the minimization routine is performed again using the extracted param-
eters as the initial guess. When performing the fit for the saturation model VGS data
above 5 V is not considered to ensure that the device remains operating in saturation
mode. The measured and modeled ID-VGS transfer characteristics using the method
described above is shown in Fig. 2.3. This example shows a low sum of normalized
error of 2.1 %, indicating a good match between model and measured data.
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 = -2.5 V
µ
TH
 = 8.10 cm2/Vs
θ = -0.035
NRMSE = 2.1 %
Measured Data
Model Fit
Figure 2.3: Measured and modeled ID-VGS transfer characteristics.
2.4 Additional Extracted Parameters
For quantitative comparison, µeff from 2.10 will be used to compare the mobility
between treatments as VT and the fitting parameter θ can compensate for a low µTH .
µeff (VGS = 10 V) =
µTH
1 + (VGS − VT )θ
(2.10)
The sub-threshold separation in ID−VGS transfer characteristics will be evaluated as
shown in 2.11.
∆VG =
∣∣VGSsat(IDsat = 10−10 A)− VGSlin(IDlin = 10−10 A)∣∣ (2.11)
2.5 Summary of the Parameter Extraction Model
A SPICE level-2 model for parameter extraction has been successfully demonstrated.
This model operates by performing nested iterative calculations of VT , µeff and θ
to arrive at a solution. When the nested iterative loop arrives at a minimum in
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NRMSE between the modeled and measured data the solution is returned to the
outer loop. If the condition VGS−VT > 0 is not satisfied the solution is rejected, data
not conforming to this condition is removed and the nested iterative loop is called
again. This method shows reliable performance with NRMSE on the order of 1− 2%




This chapter will provide an overview of the preliminary research that was performed.
This consists of a discussion of the baseline TFT configuration, fabrication and elec-
trical characteristics. Various experiments evaluating the gate dielectric, passivation
material, and integration of dry-etching for self-aligned structures will be discussed.
Finally a process referred to as ripening, which involves passivated and un-passivated
devices improving in electrical performance over the period of up to two weeks, will
be discussed and a mechanism will be proposed.
3.1 Staggered Bottom-Gate TFT Fabrication Process
A 6-inch Si wafer is oxidized to simulate a glass substrate. The Mo gate is sputter
deposited 10 nm thick and patterned by a subtractive wet etch. A 100 nm SiO2 gate
dielectric is deposited by plasma-enhanced chemical-vapor deposition (PECVD) using
TEOS as the precursor. The SiO2 is densified for 2 hours at 600
◦C in nitrogen ambi-
ent. A 50 nm IGZO film is deposited by RF sputter from a target with an In:Ga:Zn:O
atomic ratio of 1:1:1:4, then the IGZO mesa is patterned by subtractive etching in a
dilute HCl mixture. The gate contact cuts are patterned and etched in 10:1 buffered
HF. The source and drain metal is defined by lift-off processing, following which
a Mo/Al bilayer is deposited by DC sputter. An optional AlOx passivation layer
is electron-beam evaporated, then defined by lift-off processing. Annealing is per-
formed at 400 ◦C. Devices without a back-channel passivation material are annealed
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in a furnace with an N2 ambient soak followed by an air ramp-down. Passivated
devices are annealed on a hotplate with room air ambient. A top-down micrograph
and cross-sectional illustration of the resulting structure is shown by Fig. 3.1.
Figure 3.1: Top-down (left) and cross-sectional view (right) of a BGstg TFT.
3.1.1 Test Chip Layout
The test chip layout can be seen in Fig. 3.2. This design includes a variety of test
structures such as Interdigitated Capacitors (IDCs), Van der Pauw structures, invert-
ers, a ring oscillator and various TFTs. Electrical parameter extraction is performed
with measurements of both the IDCs and TFTs. The TFTs fabricated include two
rows of devices with varying channel widths of; 6 µm, 12 µm, 24 µm, 36 µm and 48 µm
with a constant width of 100 µm. Two additional TFTs are have dimensions of L/W
= 24/200 µm.
3.2 Staggered Bottom-Gate TFTs
BGstg TFTs are investigated as a baseline treatment for further studies, these devices
are fabricated according to Section 3.1. The TFT structure and ID − VGS transfer
characteristics can be seen in Fig. 3.3. The VT is −0.25 V with a µeff of 11.19
cm2/V · s and a sub-threshold swing of 124 mV/dec [4]. This device was annealed
in a nitrogen ambient at 400 ◦C for 30 min with an air ramp-down. This anneal is
required to reduce conductivity of the IGZO film such that it is suitable for transistor
operation.
20
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Figure 3.2: RIT TFT test chip layout.



















 @ 0.1V & 10V
Figure 3.3: Structure of a BGstg IGZO TFTs without a back-channel passivation material
(left) and the ID − VGS transfer characteristics of a L/W = 48/100 µm TFT with VDS =
0.1 V and 10 V [4].
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3.3 Gate Dielectric/IGZO Interface
An investigation to characterize the gate dielectric/IGZO interface was executed using
the treatments in Table 3.1. The thermally grown Silicon Dioxide (SiO2), while not
compatible with a glass substrate, provides a best case interface to compare the
other treatments with. The Si3N4 and re-oxidized Si3N4 were investigated due to the
purported benefits with bias stress testing and are intended as proof of concept in this
experiment [15]. Fig. 3.4 shows the ID − VGS characteristics of each treatment. The
SiO2/IGZO interface treatments, despite deposition method, perform similarly. The
Al2O3/IGZO interface also performed similarly to the SiO2/IGZO. The Si3N4/IGZO
interface produced significant distortion in the ID − VGS characteristics. The lack of
benefit over the standard PECVD SiO2 and added complexity of ALD Al2O3 did not
justify further process development. The re-oxidized Si3N4 showed no benefit over
PECVD SiO2 in ID − VGS characteristics. The promise of improved gate bias-stress
stability makes the development of a low-temperature compatible process an interest
in future investigations.
Table 3.1: Gate dielectric investigation treatments.
Gate Dielectric Deposition Method
SiO2
PECVD (TEOS)
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Figure 3.4: Overlay of PECVD and thermal SiO2 and ALD Al2O3 transfer characteristics
(left) and LPCVD Si3N4 transfer characteristics with L/W = 48/100 µm.
3.4 IGZO Ripening
It is well known that the back-channel of BGstg IGZO TFTs needs a passivation
material to prevent shifting of electrical characteristics. An interesting phenomenon
referred to as ripening1 recently shown is the improvement in electrical characteristics
of IGZO TFTs for up to two weeks after annealing when stored in room ambient and
is illustrated in Fig. 3.5.
To investigate this mechanism TFTs with 50 nm IGZO were fabricated in a BGstg
structure without depositing a back-channel passivation material. The TFTs were an-
nealed in a nitrogen ambient at 400 ◦C for 30 min with air ramp-down, following initial
device testing the IGZO was partially etched. The IGZO thickness was measured by
profilometry to be 25 nm. Devices were tested immediately after the IGZO etch and
stored in room ambient for 2 weeks after which devices were re-tested. Fig. 3.6 shows
that the initial ID − VGS transfer characteristics were degraded likely due to defects
present at the back-channel after the wet etch. After a storage period of 2 weeks
1Note that the term ripening is simply an analogy to an evolutionary change. The actual
mechanism is under investigation and may or may not relate to Ostwald Ripening
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the ID − VGS transfer characteristics recover fully indicating something is occurring
at the back-channel. The working hypothesis being that oxygen from room air is
incorporating itself with the etched surface where large defect densities were present.
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Not aged
Aged 2 weeks
Figure 3.5: Transfer characteristics of an L/W = 24/100 µm TFT immediately after
annealing and 2 weeks after annealing.
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After anneal
After etch
2 weeks after etch
Figure 3.6: ID−VGS transfer characteristics of an L/W = 24/100 µm TFT after; annealing,
wet etching the IGZO channel and 2 weeks after etching.
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3.5 E-Beam Alumina Passivation
The condition of the back-channel has a significant effect on the ID − VGS transfer
characteristics of IGZO TFTs. In an attempt to prevent age related degradation of the
ID − VGS characteristics various passivation materials and deposition methods have
been investigated [16]. The most promising of which is evaporated AlOx. Annealing
is done on a hotplate in room air ambient. A more aggressive annealing ambient is
required for TFTs with back-channel passivation. There is a slight increase in the
subthreshold swing (SS) and a left shift in VT when compared with an un-passivated
TFT and can be seen in Table 3.2 and Fig. 3.7. This was shown to be a result of
fixed charge and donor-like interface traps on the back-channel which are not present
in un-passivated devices [4]. These devices also show ripening occurring for up to
two weeks after annealing is performed. This time period has been observed to be
channel length dependent with shorter devices requiring longer time after annealing
before stabilizing and longer devices requiring minimal time before stabilizing.
Table 3.2: Extracted electrical parameters of L/W = 48/100 µm TFTs with and without
a passivation material. Transfer characteristics are in Fig. 3.7.
Device Type VT (V) µeff (cm
2/V · s) SS (mV/dec)
No passivation material 0.25 11.38 117
100 nm e-beam alumina −0.2 11.12 194
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Figure 3.7: ID−VGS transfer characteristics of L/W = 48/100 µm TFTs with and without
100 nm e-beam evaporated alumina passivation material.
3.6 Dry Etch Integration
In typical fabrication schemes deposition of the passivation material is the last step
prior to annealing and testing. IGZO ID − VGS characteristics has been shown to be
dependent on ambient storage conditions when devices without a passivation material.
It has also been shown that device fabrication time can have a strong effect on the
ID − VGS characteristics of TFTs. To avoid storage and process induced alteration
of IGZO ID−VGS characteristics a passivation scheme which involved depositing the
passivation material immediately after IGZO sputter was developed. The mesa and
source/drain contacts to the IGZO are patterned by subtractive dry etch using a LAM
4600 chlorine etcher. After this step they followed the standard process flow outlined
in Section 3.1. The resulting ID − VGS characteristics seen in Fig. 3.8 are severely
distorted. It is speculated that this is due to the plasma damage in the source/drain
contact regions preventing an ohmic contact to be formed between the IGZO/Mo
26
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interface.
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Figure 3.8: ID − VGS transfer characteristics of TFT with a dry etched mesa.
3.7 Terada-Muta Analysis of IGZO TFTs
To make full use of the parameter extraction method previously described, Terada-
Muta analysis was performed on IGZO TFTs to calculate ∆L and RSD. The results of
this analysis may be seen in Fig. 3.9. Specifically the enlarged image of the intersection
point on the right shows that there are two separate locusts at 2.7 µm and 3 µm. By
finding the minimum standard deviation ∆L and RSD were determined to be 3 µm
and 1.6 kΩ for a Ti/TiN contact metal, respectively. For a Mo/Al contact metal RSD
is close to 0 Ω.
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Figure 3.9: Terada-Muta analysis of IGZO TFTs.
Figure 3.10: S/D lift-off lithography bias with a mask defined channel length of 6 µm.
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The image of the TFT channel in Fig. 3.10 shows the S/D liftoff lithography
bias present with a mask defined channel length of 6 µm. The photoresist in this
image is L1 and the lift-off resist being L2. This is a result of the lift-off resist
not being photosensitive and when developing the photoresist additional lift-off resist
is removed, undercutting the photoresist. Fig. 3.10 shows an approximate ∆L of
2.18 µm, which shows good correlation with the Terada-Muta extracted ∆L. While
the RSD may change with the contact metal used, the ∆L should be consistent
assuming the channel length is defined by lift-off lithography.
3.8 Summary of Preliminary Research
Through these experiments it has been established that, for the gate dielectric/IGZO
interface of BGstg TFTs no material showed clear benefit over SiO2 in terms of electri-
cal performance and processing simplicity. Additionally this showed that the densified
PECVD SiO2 compares well with thermally grown SiO2, in terms of interface quality.
A ripening process was initially observed in un-passivated devices where their
electrical properties improve over a period of two weeks. This was further confirmed
by partially etching the IGZO of a device which already worked. The result was
degraded ID − VGS transfer characteristics which recovered after two weeks. This
phenomenon is hypothesized to be the result of an interaction with air atmosphere
and defects created at the back-channel, resulting in effective passivation.
An evaporated Alumina (AlOx) passivation material was evaluated against un-
passivated electrical performance. The results showed that there was slight degra-
dation in SS and VT was left shifted. Through simulation it was determined that
these were the result of traps present at the IGZO/AlOx interface and additional
fixed charge. These devices were not immune to the ripening process observed in un-
passivated devices suggesting that oxygen is able to penetrate the evaporated AlOx
at room temperature indicating a relatively porous film.
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Integration of a dry-etch into the fabrication process was unsuccessful due to
the large amount of plasma damage to the S/D regions. It was speculated that this
damage prevented ohmic contact from being formed and was the cause of the distorted
ID − VGS transfer characteristics.
It is undesirable for this ripening process to occur naturally as this may be a large
source of variability if left uncontrolled. To remedy this, alternative higher quality
passivation materials are desirable. It has also been demonstrated that defects at
the back-channel play a major role in the electrical operation of IGZO TFTs. It
is reasonable to question how effective the bottom-gate is at controlling any defects
present at the back-channel and consider alternative device configurations such as a
Top-Gate (TG) electrode.
Terada-Muta analysis revealed ∆L = 3 µm. This value correlated with the lift-off
lithography process bias shown in Fig. 3.10. This value of ∆L along with an RSD





To address the concerns regarding the quality of the passivation material, in this
experiment arguably higher quality PECVD and LPCVD SiO2 were investigated.
Various annealing times were evaluated to determine the optimum for each deposition
method. Four different TFT configurations: BGstg, Coplanar Top-Gate (TGcop),
Staggered Top-Gate (TGstg) and Double-Gate (DG) will be evaluated individually
and comparatively to determine if electrode configuration plays a major role on the
electrical performance of IGZO TFTs. The influence of ripening observed in un-
passivated and AlOx passivated TFT were also considered. Device stability was
evaluated applying a voltage stress to the gate gate while the source and drain remain
grounded. These investigations were evaluated by ID − VGS transfer characteristics
and the extracted electrical parameters.
4.1 Staggered Bottom-Gate Configuration
As a baseline comparison with un-passivated and evaporated alumina passivated de-
vices, TFTs were fabricated in the standard BGstg configuration with a SiO2 passi-
vation material. Preliminary results which utilized low-pressure CVD and plasma-
enhanced CVD were not promising and resulted in poor ID-VGS transfer character-
istics, or conductive IGZO which showed no gate modulation which can be seen in
Fig. 4.1.
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Figure 4.1: ID-VGS transfer characteristics of SiO2 passivated TFTs, VDS = 10 V.
4.1.1 Designed Experiment BG (bottom-gate)
This experiment follows the outlined process flow in Section 3.1. The passivation
material was 140 nm and 100 nm of SiO2 deposited by low-pressure CVD or plasma-
enhanced CVD, respectively and may be seen in Table 4.1. Three different annealing
conditions were also performed prior to the gate metal deposition at 400 ◦C with
varying soak times of 2 h, 4 h and 8 h and a 6 h ramp-down, all in an O2 ambient.
Table 4.1: BGstg TFT experiment.
Wafer Gate Dielectric Passivation Material Anneal
1
100 nm SiO2 (TEOS)
140 nm SiO2 (LTO) A
2 100 nm SiO2 (TEOS) B
3 140 nm SiO2 (LTO) B
4 100 nm SiO2 (TEOS) C
• Anneal A: Soak time 2 h, O2 ambient, 6 h ramp-down
• Anneal B: Soak time 4 h, O2 ambient, 6 h ramp-down
• Anneal C: Soak time 8 h, O2 ambient, 6 h ramp-down
32
CHAPTER 4. SIO2 PASSIVATED TFTS
4.1.2 Electrical Characteristics BG
The ID-VGS transfer characteristics of wafers 1− 3 outlined in Table 4.1 can be seen
in Fig. 4.2. For LTO deposited SiO2 the TFTs benefit from longer anneal times
as the off-state performance improves after a 4 h anneal. Representative extracted
parameters for the first 3 treatments can be seen in Table 4.2. This shows a clear
improvement in sub-threshold separation ∆V , µeff and SS when LTO is annealed for
a longer time. This may also indicates that LTO may benefit from even longer anneal
times. Curiously, VT shifted even further left for the 4 h anneal. Wafer 3 showed
superior off-state performance and minimal ∆V while maintaining a reasonable µeff .
For SiO2 deposited by PECVD a longer, 8 h anneal time was performed. The result
was degraded µeff and SS when compared with the 4 h anneal. This corresponds with
an over oxidized state first observed in un-passivated devices and thus this treatment
will not be considered further.























Figure 4.2: BG ID-VGS transfer characteristics of L/W = 12/100 µm SiO2 passivated
TFTs.
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W2
W4
Figure 4.3: ID-VGS transfer characteristics of over-oxidized IGZO L/W = 12/100 µm SiO2
passivated TFT.
Table 4.2: BG extracted electrical characteristics of L/W = 12/100 µm SiO2 passivated
BGstg TFTs.
Wafer VT (V) ∆V (V) µeff (cm
2/V · s) SS (mV/dec)
1 −0.9 0.5 6.47 614
2 1.1 0.1 8.63 248
3 −2.1 0.3 8.38 396
To determine the behavior of the population of wafers 1−3 a sample of 30 devices
were measured from each wafer. Fig. 4.4 shows that there are clear difference in
VT , µeff and SS between each of these treatments. Each notch within the box
plot indicates that when there is no overlap, the medians are different with a 95 %
confidence level. When considering ∆V in terms of off-state performance, it is clear
that wafer 2 is the superior treatment; however, wafer 3 is a close runner up in terms
of SS.
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Figure 4.4: Box plots of extracted parameters for wafers BGstg TFTs on 1− 3.
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4.1.3 Summary of Results BG
LTO shows reasonable performance with up to 4 h anneal and may benefit from
even longer anneal times. TEOS SiO2 passivated devices show comparable µeff and
superior SS; however, 8 h annealing times resulted in degraded SS from over oxidized
IGZO. In contrast to un-passivated and evaporated alumina passivated IGZO, these
devices show no signs of short term ripening. Measurements performed a week after
initial device testing suggest that the ripening process is inoperative as no notable
changes were observed in device performance.
4.2 Coplanar Top-Gate Configuration
4.2.1 Fabrication Process TGcop (Coplanar Top-Gate)
Starting with a 6-inch silicon wafer with a thick oxide, to simulate a glass substrate,
a 50 nm IGZO film is RF sputter deposited. The IGZO mesa is defined by etching
in a dilute HCl mixture. The source and drain metal is defined by lift-off processing
and a Mo/Al bilayer is DC sputter deposited. The gate dielectric is deposited, then
annealing is performed. Contact cuts to the source/drain metal are defined by etching
in 10:1 buffered HF. The gate metal is defined by lift-off processing and a 250 nm
Al film is evaporated. The cross-sectional structures of a BGstg staggered and TGcop
TFT structure may be compared in 4.5. This particular configuration is compatible
with the BGstg configuration and could be a potential path in developing a DG TFT
for improved electrostatics.
4.2.2 Designed Experiment TGcop
The treatment combinations listed in Table 4.3 have two different SiO2 top-gate
dielectrics; plasma-enhanced and low-pressure CVD using TEOS and SiH4 precursors,
respectively. Three different annealing treatments were also performed which include
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a 2 h and 4 h oxygen soak followed by a 6 h ramp-down in oxygen. Wafer 2 was
performed post gate-metal, on a hotplate, in room air ambient with no ramp-down.
Figure 4.5: Cross-sectional image comparing BGstg (left) and TGcop (right) TFT struc-
tures.
Table 4.3: TGcop TFT experiment.








• Anneal A: Soak time 4 h, O2 ambient, 6 h ramp-down
• Anneal B: Various soak times, room-air ambient, no ramp-down, (post gate-
metal)
• Anneal C: Soak time 2 h, O2 ambient, 6 h ramp-down
4.2.3 Electrical Characteristics TGcop
Wafers 1 and 3 show reasonable off-state performance followed by significant current
challenges in the on-state. Wafer 2, which was annealed after gate metal deposition
showed no current modulation. This likely a result of the gate metal effectively
blocking any oxidant from reaching the IGZO channel.
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Figure 4.6: TGcop ID-VGS transfer characteristics with L/W = 12/100 µm of wafer 1 (left)
and wafer 3 (right).
4.2.4 Summary of Results TGcop
Devices annealed after gate metal deposition show no current modulation; this in-
dicates that a TG metal could also prevent any age induced degradation in ID-VGS
transfer characteristics and may offer long-term stability. Every device fabricated
in this configuration had distorted on-state performance. This is thought to be the
result of thicker oxide near the edge of the channel due to the topology of the metal
S/D regions. The lowered capacitance in these areas makes it difficult to control the
channel in these areas. This manifests itself to appear as if the devices have S/D
contact issues and/or significant series resistance.
4.3 Staggered Top-Gate Configuration
4.3.1 Fabrication Process TGstg (Staggered Top-Gate)
Starting with a 6-inch silicon wafer with a thick oxide, to simulate a glass substrate,
the source and drain metal is defined by lift-off processing and a Ti/TiN bilayer is
DC sputter deposited. Next, a 50 nm IGZO film is RF sputter deposited. The IGZO
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mesa is patterned by etching in a dilute HCl mixture. The SiO2 gate dielectric is
deposited, then annealing is performed. Contact cuts to the source/drain metal are
defined by etching in 10:1 buffered HF. The gate metal is defined by lift-off processing
and a 250 nm Al film is evaporated. The cross-sectional structures of a BGstg and
TGstg TFT structure may be seen in Fig. 4.7 on the left and right, respectively.
Figure 4.7: Cross-sectional image comparing BGstg (left) and TGstg (right) TFT struc-
tures.
4.3.2 Designed Experiment TGstg
This experiment had the same treatment combinations as the coplanar configuration
with the only differences being the electrode configuration and S/D metal. The IGZO
was unintentionally sputtered with the chuck specified at room temperature rather
than the 200 ◦C standard process.
Table 4.4: TGstg TFT experiment.








• Anneal A: Soak time 4 h, O2 ambient, 6 h ramp-down
• Anneal B: Various soak times, room-air ambient, no ramp-down, (post gate-
metal)
• Anneal C: Soak time 2 h, O2 ambient, 6 h ramp-down
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4.3.3 Electrical Characteristics TGstg
As with the coplanar top-gate configuration, annealing after the gate metal has been
deposited (wafer 5) resulted in no current modulation. The staggered configuration
overcomes the on-state current issue seen in the coplanar configuration and shows
improved off-state performance. The two treatments which yielded working TFTs
perform near identically as shown in Fig. 4.8. Representative extracted parameters
can be seen in Table 4.5 which shows the only discernible difference between wafer
4 and 6 to be a slight difference in µeff . Upon sampling 120 devices per wafer this
relationship holds true and can be seen in Fig. 4.9, which confirms that µeff is different
with a 95 % confidence level. Despite the larger spread of VT in wafer 4 the other
extracted parameters appear to be similar.



















 @ 0.1V & 10V LTO
TEOS
Figure 4.8: Transfer characteristics of TGstg TFTs with dimensions of L/W = 12/100 µm.
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Table 4.5: Parameter extractions for wafers 4 and 6.
Wafer VT (V) ∆V (V) µeff (cm
2/V · s) SS (mV/dec)
4 -2.5 0 12.53 161


















































































Figure 4.9: Box plots of extracted parameters for L/W = 12/100 µm TFTs.
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4.3.4 Summary of Results TGstg
The LTO and TEOS treatments on wafers 6 and 4, respectively were virtually iden-
tical. The treatments demonstrated comparable SS despite the LTO anneal being
less aggressive. The performance improvement of TGstg over a BGstg configuration
supports the hypothesis that a top-gate provides improved channel control due to its
close proximity to the secondary interface. It is noted that the VT is significantly
left shifted compared with the BGstg configuration, presumably due to the chuck
temperature or perhaps oxide charge beneath the IGZO not operative on the BGstg
device.
4.4 Double-Gate Configuration
4.4.1 Fabrication Process DG (Double-Gate)
This device combines a BGstg with TGcop. A 6-inch Si wafer is oxidized to simulate
a glass substrate. The Mo gate is sputter deposited 10 nm thick and patterned by a
subtractive wet etch. A 100 nm SiO2 gate dielectric is deposited by plasma-enhanced
chemical-vapor deposition (PECVD). The SiO2 is densified for 2 hours at 600
◦C in
nitrogen ambient. A 50 nm IGZO film is deposited by RF sputter from a target with
an In:Ga:Zn:O atomic ratio of 1:1:1:4, then the IGZO mesa is patterned by subtractive
etching in a dilute HCl mixture. The gate contact cuts are etched in 10:1 buffered
HF. The source and drain metal is defined by lift-off processing, following which a
Mo/Al bilayer is deposited by DC sputter. The SiO2 gate dielectric is deposited,
then annealing is performed. Contact cuts to the source/drain metal are defined by
etching in 10:1 buffered HF. The gate metal is defined by lift-off processing and a
250 nm Al film is evaporated. The cross-sectional structures of a BGstg and DG TFT
structure may be seen in Fig. 4.10 on the left and right, respectively.
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Figure 4.10: Cross-sectional image comparing BGstg (left) and DG (right) TFT structures.
4.4.2 Designed Experiment DG
This configuration replicates the BGstg device experiment with an added co-planar
top-gate. The anneal times were 2 h and 4 h and the top-gate dielectric is SiO2
deposited by PECVD and LPCVD.
Table 4.6: DG TFT experiment.
Wafer BGstg Dielectric Top-gate Dielectric Anneal
1
100 nm SiO2 (TEOS)
140 nm SiO2 (LTO) A
2 100 nm SiO2 (TEOS) B
3 140 nm SiO2 (LTO) B
• Anneal A: Soak time 2 h, O2 ambient, 6 h ramp-down
• Anneal B: Soak time 4 h, O2 ambient, 6 h ramp-down
4.4.3 Electrical Characteristics DG
The ID-VGS transfer characteristics shown in Fig. 4.11 show clear improvements in
off-state performance and µeff with longer anneal times for LPCVD deposited SiO2.
SiO2 deposited by PECVD and annealed for 4 h showed further improvement in SS,
comparable µeff and slightly right shifted VT this may be seen in Fig. 4.11. Please note
that µeff was calculated assuming the electrostatics of a single-gate. Representative
extracted values can be seen in Table 4.7.
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Figure 4.11: ID-VGS transfer characteristics of DG TFTs.
Table 4.7: Parameter extractions for DG configuration.
Wafer VT (V) ∆V (V) µeff (cm
2/V · s) SS (mV/dec)
1 0 0.1 11.82 302
2 0.6 0 14.6 184
3 -0.5 0.1 14.48 210
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With a sample size of 30 devices per wafer, box plots which compare DG treat-
ments can be seen in Fig. 4.12. The VT 4 h anneal for LPCVD SiO2 was slightly left
shifted compared with the 2 h anneal. The µeff and SS were also improved with
longer anneal times. The notches indicating 95 % confidence intervals show that the
true medians do differ between these two treatments. The PECVD SiO2 showed a
right shifted VT . Its SS was also improved over the LPCVD SiO2 with a 4 h anneal;













































































Figure 4.12: Box plots of extracted parameters for L/W = 12/100 µm DG configuration
wafers 1− 3.
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4.4.4 Summary of Results DG
The DG configuration enjoys improved µeff and SS. The trends reported for BGstg
configuration hold true, in that a 4 h anneal time shows improved µeff and SS for SiO2
deposited by LPCVD. When PECVD SiO2 is used, SS improves from 210 mV/dec
to 184 mV/dec.
4.5 Evaluation of TFT Configurations
This section presents a quantitative analysis of BGstg, TGstg and DG configurations
with a SiO2 deposited by PECVD passivation/TG dielectric and 4 h oxygen anneal
at 400 ◦C. An overlay of the ID-VGS characteristics may be seen in Fig. 4.13.
















































Figure 4.13: ID-VGS transfer characteristics of BG, TGstg and DG configurations with
dimensions of L/W = 12/100 µm as measured (left) and normalized x-axis (right).
To further quantify the difference in these configurations box plots were generated
in Fig. 4.14, the sample size of the BGstg and DG configurations was 30 while the
sample size of the TGstg configuration was 120. It is noted that the VT of TGstg is
left-shifted by 3 V compared with BGstg and DG configurations. This is may be due to
either the chuck temperature being incorrectly set to room temperature rather than
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200 ◦C during the IGZO sputter or oxide charge beneath the IGZO. TGstg and DG
configurations show the same trend in ∆VG where the peak is at 0 V, whereas BGstg
shows its peak at 0.1 V. This could indicate performance improvements in both TGstg
and DG configurations; however, this measurement lacks significant resolution, as VGS
is incremented by 0.1 V. This could be further improved with a 2 part VGS sweep with
refined increments in the sub-threshold regime. There is a noted improvement in µeff
when going from a BGstg configuration to a TGstg or DG configuration. For the DG
configuration this is a result of µeff being calculated with a COX
′ value consistent with
a single-gate. The TGstg configuration is likely seeing an enhancement in the µeff due
to the devices being fabricated on a 70 nm thermal oxide1, effectively making it a DG
configuration with a TGstg configuration. By leaving substrate connection floating
there will be floating capacitance on the BGstg; however, this may still enhance the
electrostatics of the device compared to a true TG TFT on a glass substrate. The
SS is also improved with a TGstg and DG configuration. In this case the TGstg
configuration has a lower SS than the DG configuration, indicating that potentially
the combination of a coplanar BGstg and TGstg may be the optimal configuration for
IGZO TFTs.
1This does not represent a valid TFT configuration.
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Figure 4.14: Extracted parameters from L/W = 12/100 µm devices with PECVD TG
dielectric and 4 h anneals2.
2µeff calculated for DG configuration assumes a single gate configuration.
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4.5.1 Bias-Stress Stability
The bias-stress stability of TFTs is an important parameter when considering the
lifetime a display. Over time bias-stress can lead to VT shifts or degradation of SS
which affect the display brightness and may eventually result in sub-pixels not turn-
ing on or off. To evaluate the stability of the SiO2 passivated TFTs each device
configuration was considered but only PECVD SiO2 annealed for 4 h was evaluated.
The TFT channel dimensions are L/W = 12/100 µm. An initial measurement was
performed, then devices were put under stress according to the conditions listed in
Table 4.8. Immediately following the applied stress the devices were measured again.
The Positive-Bias Stress Test (PBST) and Negative-Bias Stress Test (NBST) repre-
sent normal ON-state and an overdriven OFF-state biases on the gate respectively
with no VDS bias. These ID-VGS transfer characteristics can be seen in Figs. 4.15–4.17.
The parameters being evaluated for bias stress stability are ∆VT , and SS before and
after stress, which accounts for any lateral shifting and degradation in the ID-VGS
transfer characteristics.
The BGstg ID−VGS transfer characteristics show significant instability after NBST.
Most notably there is a moderate left shift in VT and a severe degradation in SS.
Stability was better with PBST with only a small right shift VT . This device was
not a prime candidate for stress testing due to the large ∆VG present and may not
accurately represent the population.





Stress Time (s) 100
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 @ 0.1V & 10V Pre stress
Post stress



















 @ 0.1V & 10V Pre stress
Post stress
Figure 4.15: BGstg NBST (left) and PBST (right).
The TGstg configuration showed improved bias stress stability compared to the
BGstg configuration. After NBST there was a small left shift in VT and minor increase
in SS. Post PBST the opposite was observed, a small right shift in VT and decrease
in SS. Due to the lack of sampling it is impossible to conclude there is a real
improvement in SS after PBST or if this is an anomaly due to the relatively large
VGS step size when measuring the ID − VGS transfer characteristics.



















 @ 0.1V & 10V
Pre stress
Post Rev Bias Stress



















 @ 0.1V & 10V
Pre stress
Post Fwd Bias Stress
Figure 4.16: TGstg NBST (left) and PBST (right).
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The DG configuration showed negligible shift in ID − VGS transfer characteristics
after NBST. There was a moderate right shift in VT and negligible degradation of
SS after PBST. Table 4.9 contains a quantitative summary of the NBST and PBST.



















 @ 0.1V & 10V Pre stress
Post stress



















 @ 0.1V & 10V Pre stress
Post stress
Figure 4.17: DG NBST (left) and PBST (right).
Table 4.9: Change in extracted parameters after bias stress testing.
Configuration ∆VT (V) SSpre (mV/dec) SSpost (mV/dec)
NBST
BGstg -0.7 295 445
TGstg -0.1 166 185
DG 0.1 237 247
PBST
BGstg 0.1 295 295
TGstg 0.1 167 158
DG 0.2 244 252
The TGstg configuration showed the most resilience to NBST and PBST with
the DG configuration being a close second due to the shift in VT after PBST. BGstg
showed the least stability in response to NBST and PBST. These results suggest that
a TG is required for improved channel control and stability to voltage stress testing.
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This lends credibility to the hypothesis that placing the gate closer to the secondary
interface grants it improved control over any process induced defects that may be
present at that interface. Additional sampling is required to determine if there truly
is a statistical difference in bias stress stability between these configurations.
4.6 Summary of SiO2 Passivated TFTs
Both TGstg and DG configurations show promising improvements to µeff and SS over
the BGstg configuration. The TGstg configuration was superior to the TGcop which
suffered from low current drive. This is likely a result of lack in gate control near the
S/D contacts due to the topology present during the gate dielectric deposition. The
TGstg had slightly improved SS compared to DG suggesting that the optimum TFT
configuration may be a DG which combines a coplanar BGstg with a TGstg. This
investigation is currently in progress.
More lateral shifting and degradation in SS is observed in the BGstg configuration
whereas forward bias testing these changes are minimal. TGstg and DG configurations
show similar shifts for NBST and PBST which were improve over that of the BGstg
configuration. This indicates that the TG, whether independent or included with a
BG, is important for both improved channel control and reduced sensitivity to bias
stress. These results are promising and future work will include larger sampling and
more aggressive bias stress testing. These results indicate that the condition of the
secondary interface, which is exposed to processing after the IGZO sputter, is critical
to the final electrical performance of IGZO TFTs. Further understanding of what
is occurring at this interface is required to refine the scope of future research into
IGZO TFTs. TCAD modeling can prove invaluable in this aspect but first an IGZO
material model must be developed which considers each TFT configuration with the




A TCAD model can provide valuable insight into what changes IGZO undergoes
during various treatments. Such a model must be able to consider different TFT
configurations without modifying the bulk properties and instead introduce defect
models to the IGZO interfaces. This level of consistency can be difficult to achieve and
thus only BGstg and TGstg configurations were considered for this work. XPS spectra
were measured and compared to determine an effective level of oxygen vacancies in
the IGZO film before and after annealing, which are represented by doner states in
the TCAD model.
5.1 Structure Definition
The TGstg configuration was modeled using the structure shown in Fig. 5.1 which is
simulating a 12 µm device with an Leff of 9 µm. The gate is defined at the top of
the structure and covers its entire width. Below is a 100 nm SiO2 gate dielectric and
50 nm IGZO film. The S/D contacts are defined below the IGZO and extend 1 µm
in from each side. The distance between these contacts defines the channel length.
Below this is a SiO2 film to simulate the substrate the actual devices are fabricated
on. The default material model parameters in Table 5.1 were determined by [4] to
be optimal for un-passivated TFTs and were used as the basis for additional model
refinement.
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Figure 5.1: Simulated structure of a TGstg TFT where Leff = 9 µm.






1 25 cm2/V · s
NOV 2× 1016 cm−3 eV−1
EOV 2.9 eV
WOV 0.1 eV
NTA 1.55× 1020 cm−3 eV−1
WTA 0.013 eV
NTD 1.55× 1020 cm−3 eV−1
WTD 0.12 eV
1Note that µ0 was changed from 15 to 25 to match TG device operation.
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The parameters listed in Table 5.1 include: band-gap (Eg), electron affinity (χ),
relative permittivity of IGZO (εIGZO), the peak value, mean energy and energy stan-
dard deviation of the donor-like states are NOV , EOV and WOV , respectively. The
density of acceptor-like and donor-like states in the tail distribution of the conduc-
tion and valence band edges, respectively are NTA and NTD, respectively, while the
characteristic decay energy of the conduction and valence band-tail states are WTA
and WTD, respectively.
This structure was initially developed for and matched to the un-passivated BGstg
configuration. This device was fabricated according to the BGstg process flow and
annealed in a furnace at 400 ◦C for 30 min followed by a ramp-down in air for ap-
proximately 3 h. In this case the SiO2 layer below the S/D regions was defined as
vacuum and there is no defect statement defined for the gate oxide/IGZO interface.
The modeled ID − VGS transfer characteristics in Fig. 5.2 match very well with the
measured data.




















Figure 5.2: Overlay of measured data and TCAD model for an un-passivated TFT with
L/W = 6/100 µm where Leff = 3 µm [4].
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5.2 IGZO Material Characterization by XPS
Oxygen vacancies play a critical role in the semiconducting properties of IGZO, thus
it is important to establish the relationship between the relative number of vacancies
and the electrical performance of the TFT. In this case, IGZO was deposited on a
silicon wafer which had a thick thermal oxide. The IGZO was annealed in a furnace
at 400 ◦C for 30 min under nitrogen ambient, the ramp-down was for 3 h under room
air ambient. XPS spectras were taken before and after annealing with the data
windowed to show the O1s spectra. The oxygen vacancies and lattice oxygen are
defined in Fig. 5.3 as O2−V and O
2−
L , respectively. These peaks are centered about
532.5 eV and 531 eV, which agrees well with literature [17]. This spectra lacked an
additional Gaussian fit higher in energy than the O2−V which would correspond with
weakly bound oxygen species at the films surface. By taking the integrals of O2−V
and the sum of O2−V and O
2−
L then taking the ratio a quantitative comparison can
be performed to characterize the ratios of vacancy and lattice oxygen present in the
IGZO film before and after annealing.
Figure 5.3: O1s spectra of IGZO with the addition of two Gaussian fits indicating oxygen
lattice and vacancy states.
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The ratio of O2−V calculated in Table 5.2 shows nearly a 50 % decrease after an-
nealing indicating a significant reduction in the number of vacancies following the
annealing process. These values are much lower than those reported by [17], possi-
bly explaining why the devices in [17] have a very left shifted VT compared with the
device used as a baseline for the TCAD model. A decrease in the NOV parameter in
the TCAD model is consistent with these results.
5.3 Model Refinement
The bulk material model was left unchanged initially to maintain consistency with the
un-passivated BGstg model. Later, µ0 was increased to account the higher current
of the TGstg devices.Interface defects were added to the IGZO at the IGZO/SiO2
gate dielectric interface. These represent any process induced damage present at this
interface. After performing several preliminary simulations, the primary variables
used to match the data were determined to be the peak value and energy of the
donor-like interface traps, NIT and EOV , respectively. Fixed charge (NF ) was also
added to the primary IGZO interface at y = 0.15 µm to account for the left shifted
VT seen with the TGstg configuration. The default and modified values of these
parameters can be found in Table 5.3. Reducing EOV was required to degrade SS
while NIT was used to tune the current near VT . An overlay of a measured device
and the model can be seen in Fig. 5.4. This shows a reasonable fit in the off-state and
on-state. There is a discrepancy near VT where the model overestimates the current
drive.
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Table 5.3: Interface defect model parameters.
Parameter Initial Value Refined Value Units
NIT 0 3× 1011 cm−2 eV−1
EOV
2 2.9 2.8 eV
NF 0 +3.3× 1011 cm−2




















Figure 5.4: Measured and modeled ID-VGS transfer characteristics L/W = 12/100 µm and
Leff = 12 µm.
5.4 Summary of TCAD Simulations
A structure was created and the IGZO model was initially matched with an un-
passivated TFT. Through minor modification of oxygen vacancy donors a good match
was achieved between the model and measured data. The TG model is currently
consistent with the bulk material model used for un-passivated TFT simulation with
a minor change to µ0 to account for current drive enhancement. The addition of
interface defects at the secondary interface and fixed charge at the primary interface
2Referenced to valence band.
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results in a reasonable fit to the experimental data with some overestimation of current
in the model near VT . Investigations are currently underway to determine which





6.1 Summary of Work
IGZO has been shown to be a strong contender for future display applications due its
electrical characteristics being superior to a-Si:H, specifically higher electron mobility
and lower operating voltage. Issues performing parameter extraction on IGZO TFTs
makes a true quantitative comparison with published work impossible. Traditional
methods developed for silicon are not applicable and can grossly overestimate VT and
consequently mobility. This issue was solved by developing a parameter extraction
method based on a SPICE level-2 model. This uses an effective mobility model where
the θ term changing sign to negative accounts for the concave up profile seen in linear
mode. This model was then modified to be able to account for ∆L and RSD that
can be extracted via Terada-Muta analysis. The IGZO TFTs measured showed a
∆L term of 3 µm while RSD was either 0 kΩ and 1.6 kΩ for Mo/Al and Ti/TiNx S/D
contacts, respectively. This value of ∆L corresponded well with an observed lift-off
lithography bias and can be assumed to be valid for all devices whose S/D metal is
patterned with this method. In practice this model provides a good fit to the data
averaging between 1 % and 2 % NRMSE.
In the preliminary work, the PECVD SiO2 gate dielectric was evaluated against
thermally grown SiO2, ALD AlOx and SiNx. The results showed that PECVD SiO2,
60
CHAPTER 6. FINAL REMARKS
when densified performs just as well as thermally grown SiO2, while AlOx showed no
benefits and significant distortion was seen with SiNx. A ripening process was first
observed on un-passivated devices, where after annealing the electrical performance
would improve for up to 2 weeks. This process was confirmed by wet etching a working
IGZO TFT. The result was a severely distorted ID−VGS transfer characteristic which
then improved again and was fully restored after two weeks of sitting in room air. This
process, while beneficial, reveals a potential issue with wafer-to-wafer and lot-to-lot
consistency. It would be desirable to directly control this process through annealing
or remove it completely. The first attempts at passivation of IGZO TFTs involved
evaporated AlOx. This degraded the SS and resulted in a slight left shift in VT
compared with an un-passivated device. While this degradation was minimal ripening
was still observed in the passivated devies. The time for this process appeared to be
inversely proportional to channel length. A recipe for dry-etching AlOx selectively
over IGZO was developed in an attempt to move away from lift-off processes and wet-
etching. While recipe development was a success, when integrated into the process
severe distortion in ID − VGS transfer characteristics was observed. This was likely
caused by plasma damage to the S/D regions not allowing ohmic contact from being
formed.
Alternative TFT configurations and passivation materials were investigated to de-
termine their affect on electrical performance, ripening and bias stress stability. In
this experiment PECVD and LPCVD SiO2 was used as a passivation material in
the traditional BGstg configuration. In TG and DG configurations the passivation
material and gate dielectric were one in the same. The BGstg configuration showed
degraded SS compared to AlOx passivated devices and the TGstg and DG config-
urations. There was noticeable degradation in the on-state current for the TGcop
configuration and it is speculated that this is a result of the topology near the S/D
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causing thicker regions of oxide and thus degraded gate control. The TGstg configura-
tion did not suffer from this issue and showed significantly improved ID−VGS transfer
characteristics. Equipment issues during the fabrication of the TGstg devices resulted
in the IGZO sputter being performed without appropriate chuck temperature. The
left-shifted VT seems to suggest that this resulted in more oxygen vacancies in the
film. The devices were also fabricated on a thermal oxide that may have had signifi-
cant bulk charge. The DG configuration offered a clear improvement in performance
due to the improved electrostatics. The TGstg had slightly lower SS compared to
DG suggesting that the optimum TFT configuration may be a DG which combines
a coplanar BGstg with a TGstg. This investigation is currently in progress. For each
of these configurations PECVD SiO2 performed better than LPCVD. The annealing
experiments suggest for PECVD that 8 h is beyond the upper time limit for anneal-
ing. At this point ID − VGS transfer characteristics begin to degrade. More lateral
shifting and degradation in SS is observed in the BGstg configuration after NBST
whereas after PBST these changes are minimal. TGstg and DG configurations show
similar shifts for reverse and forward bias stress and were improve over that of the
BGstg configuration. This indicates that the TG, whether independent or included
with a bottom-gate, is important for both improved channel control and reduced sen-
sitivity to bias stress. These results are promising and future work will include larger
sampling and more aggressive bias stress testing. These results indicate that the
condition of the secondary interface, which is exposed to processing after the IGZO
sputter, is critical to the final electrical performance of IGZO TFTs.
A TCAD structure was created and the IGZO model was initially matched with an
un-passivated TFT. Through minor modification of oxygen donor states a good match
was achieved between the model and measured data. The TG model is currently
consistent with the bulk material model used for un-passivated TFT simulation with
a change to µ0 to account for current drive enhancement. The addition of interface
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defects and fixed charge to the secondary and primary interfaces, respectively results
in a reasonable fit to the experimental data with some overestimation of current in
the model near VT .
6.2 Future Work
Additional work will be performed to determine the effect annealing in alternative
ambients have on IGZO ID − VGS transfer characteristics. The fabrication of TFTs
with BGstg, TGstg and the combination of BGcop and TGstg electrode configurations
on a single glass wafer. This would eliminate wafer-to-wafer variation when com-
paring various electrode configurations. The purpose this experiment is to use the
measured ID − VGS transfer characteristics of each electrode configuration to develop
a fully consistent TCAD model which considers each TFT electrode configuration.
Development of a new testchip with smaller and more refined transistor lengths will
allow for analysis of short-channel effects in smaller channel length devices. More
aggressive bias-stress testing will be performed to determine comprehensively how
resistance these configurations to bias-stress induced shifts in extracted parameters.
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a-Si:H Hydrogenated Amorphous Silicon
BGstg Staggered Bottom-Gate
CCFL Cold-Cathode Fluorescent Lamp
DG Double-Gate
IDC Interdigitated Capacitor
IGZO Indium Gallium Zinc Oxide
LTO Low-Temperature Oxide
NBST Negative-Bias Stress Test
NRMSE Normalized Root-Mean-Square Error
PE-ALD Plasma-Enhanced Atomic Layer Deposition







Appendix A: Parameter Extraction Matlab Code
f unc t i on [ e x t r a c t ]= i v f i t e x t r a c t i o n ( IV , l chan , delL , Rsd)
%% I t e r a t i v e model f i t u n t i l Vgs−Vt i s > 0
x1=IV ( : , 1 ) ; x2=x1 ; y1=IV ( : , 2 ) ; y2=IV ( : , 3 ) ;
indx=f i n d ( x2==5) ;
i f x1 (1 )<x1 (2 )
%Removing Vg above 5V f o r s a t u r a t i o n
x2 ( indx : l ength ( x2 ) ) = [ ] ; y2 ( indx : l ength ( y2 ) , : ) = [ ] ;
%Finding SS
indx=f i n d ( IV ( : , 3 )<1e−10 ,1 , ’ l a s t ’ ) +1;
indx2=f i n d ( IV ( : , 2 )<1e−10 ,1 , ’ l a s t ’ ) +1;
%Removing data below SS l o c a t i o n
x1 ( 1 : indx−1) = [ ] ; y1 ( 1 : indx−1) = [ ] ;
x2 ( 1 : indx−1) = [ ] ; y2 ( 1 : indx−1) = [ ] ;
e l s e
%Removing Vg above 5V f o r s a t u r a t i o n
x2 ( 1 : indx ) = [ ] ; y2 ( 1 : indx ) = [ ] ;
%Finding SS
indx=f i n d ( IV ( : , 3 )<1e−10 ,1 , ’ f i r s t ’ ) −1;
indx2=f i n d ( IV ( : , 2 )<1e−10 ,1 , ’ f i r s t ’ ) −1;
%Removing data below SS l o c a t i o n
x1 ( indx−1: l ength ( x1 ) ) = [ ] ; y1 ( indx−1: l ength ( y1 ) ) = [ ] ;
x2 ( indx−1: l ength ( x2 ) ) = [ ] ; y2 ( indx−1: l ength ( y2 ) ) = [ ] ;
end
SS sat=(IV( indx +1 ,1)−IV( indx −1 ,1) ) /( log10 ( IV( indx +1 ,3) )−l og10 ( IV( indx
−1 ,3) ) ) ∗1 e3 ;
vg s s=IV( indx , 1 ) ;
v g l i n=IV( indx2 , 1 ) ;
dvg=abs ( vg ss−v g l i n ) ;
v t l i n=v g l i n ; v t s a t=vg s s ; mu0=10; theta =−0.001;
l o g i c=min ( x1 )−v t l i n >0 && min( x2 )−vt sa t >0;
whi l e l o g i c==0
x1=round ( x1 , 1 ) ;
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x2=round ( x2 , 1 ) ;
indx1=f i n d ( x1==round ( v t l i n , 1 ) ) ;
indx2=f i n d ( x2==round ( vt sa t , 1 ) ) ;
i f x1 (1 )<x1 (2 )
x1 ( 1 : indx1 ) = [ ] ; y1 ( 1 : indx1 ) = [ ] ;
x2 ( 1 : indx2 ) = [ ] ; y2 ( 1 : indx2 ) = [ ] ;
e l s e
x1 ( indx1 : l ength ( x1 ) ) = [ ] ; y1 ( indx1 : l ength ( y1 ) , : ) = [ ] ;
x2 ( indx2 : l ength ( x2 ) ) = [ ] ; y2 ( indx2 : l ength ( y2 ) , : ) = [ ] ;
end
[ x f i t , rmse ]= minimize ( x1 , y1 , x2 , y2 , l chan , mu0 , v t l i n , v t sa t , theta , delL , Rsd
) ;
mu0=x f i t (1 ) ; v t l i n=x f i t (2 ) ; v t s a t=x f i t (3 ) ; theta=x f i t (4 ) ;
l o g i c=min ( x1 )−v t l i n >0 && min( x2 )−vt sa t >0;
end
i f isempty (Rsd)==1
e x t r a c t =[ v t l i n , v t sa t , dvg , mu0 , SS sat , vg ss , theta , rmse ] ;
e l s e
e x t r a c t =[ v t l i n , v t sa t , dvg , mu0 , SS sat , vg ss , theta , Rsd , delL , rmse ] ;
end
% f p r i n t f ( ’NRMSE=%d\n ’ , rmse ) ;
% f p r i n t f ( ’mu0=%d , v t l i n=%d , v t s a t=%d , theta=%d , SS=%d\n ’ , mu0 , v t l i n ,
v t sa t , theta , SS sat )
end
func t i on [ x f i t , rmse ] = minimize ( x1 , y1 , x2 , y2 , l chan , mu0 , v t l i n , v t sa t ,
theta , delL , Rsd)
%% Setup i n i t i a l c o n d i t i o n s and bounds
% x (1)=mu0, x (2 )=v t l i n , x (3 )=vt sa t , x (4 )=theta ,
%IGZO
x0=[mu0 , v t l i n , v t sa t , theta ] ;
lb =[1 ,−10 ,−10 ,−1];
ub =[100 , 10 , 10 , 1 ] ;
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%Returns RMSE of l i n e a r and s a t u r a t i o n cur rent equat ions summed toge the r
.
%This assumes vt theta and mob i l i ty are the same in l i n e a r and
s a t u r a t i o n .
o b j e c t i v e = @( x ) myerrorfun (x , x1 , x2 , y1 , y2 , l chan , delL , Rsd) ;
%% Modify opt ions s e t t i n g
opt ions = opt imopt ions ( ’ fmincon ’ ) ;
opt i ons = opt imopt ions ( opt ions , ’ Display ’ , ’ o f f ’ ) ;
opt i ons = opt imopt ions ( opt ions , ’ TolFun ’ , 1e−6) ;
opt i ons = opt imopt ions ( opt ions , ’ TolCon ’ , 1e−6) ;
%% Performs the s imultaneous non−l i n e a r r e g r e s s i o n
%x f i t r e tu rn s [ mu0 vt theta ]
x f i t = fmincon ( ob j e c t i v e , x0 , [ ] , [ ] , [ ] , [ ] , lb , ub , [ ] , opt ions ) ;
%Gathering RMSE and each func t i on f o r p l o t t i ng ,
% [ rmse ,˜ , ˜ , ˜ , ˜ ]= myerrorfun ( x f i t , x1 , x2 , y1 , y2 , l chan , delL , Rsd) ;
[ rmse , nrmsl , nrmss , f1 , f 2 ]= myerrorfun ( x f i t , x1 , x2 , y1 , y2 , l chan , delL , Rsd) ;
end
func t i on [ rmse , nrmsl , nrmss , f1 , f 2 ] = myerrorfun (x , x1 , x2 , y1 , y2 , l chan , delL
, Rsd)
% x (1)=mu0, x (2 )=v t l i n , x (3 )=vt sa t , x (4 )=theta
f1 =(y1 . / ( ( ( 3 . 4 0 8 e−6/( l chan−delL ) ) ∗x (1 ) ) .∗(0.1− y1∗Rsd)−y1∗x (4 ) ) )+x (2) ;
f 2 =(x (4 )+s q r t ( x (4 ) ˆ2+2∗((3.408 e−6/( l chan−delL ) ) ∗x (1 ) ) . / y2 ) ) . ∗ ( y2
/ ( ( ( 3 . 4 0 8 e−6/( l chan−delL ) ) ∗x (1 ) ) ) )+x (3)+y2∗Rsd /2 ;
indx1=isnan ( f1 )==1;
indx2=isnan ( f2 )==1;
f 1 ( indx1 ) =0;
f 2 ( indx2 ) =0;
nrmsl=s q r t (sum ( ( f1−x1 ) . ˆ 2 ) / l ength ( x1 ) ) /abs (max( x1 )−min ( x1 ) ) ;




Appendix B: Silvaco TCAD Simulation Code
c
go a t l a s s i m f l a g s=”−P 8”
#===========Set Var iab l e s==================
#−−−−−−−−−−−−−−−−−−Save v a r i a b l e
#−−−−−−−−−−−t h i c k n e s s
s e t T=0.05
#−−−−−−−−−Length
s e t L=9
#−−−−−−−−−−Number o f Oxygen Vacancies (OV) , donor type ngd
s e t nov=2e16
#−−−−−−−−−−−−Average energy o f OV , donor egd
s e t eov =2.9
s e t ideov =2.8
#−−−−−−−−−−−Std Deviat ion o f OV , donor wgd
s e t wov=0.15
s e t idwov =0.15
#−−−−−−−−−−Conduction band t a i l s l ope , acceptor type wta
s e t cbtw=0.013
s e t idcbtw =0.013
#−−−−−−−−−−− Valence band t a i l s l ope , donor type wtd
s e t vbtw=0.12
s e t idvbtw =0.12
#−−−−−−−−−−−Capture cros s−s e c t i o n
s e t s i g=1e−15
s e t q f =3.3 e11
s e t n i t=3e11
#s e t ntd=5e17
#s e t idnta
#====================================== mesh out f statement requ i red ,
o therw i s e wont run , s p e c i f i e s the format o f output f i l e
mesh width=100 master . out
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x .m l=0 s =0.1
#x .m l =0.8 s =0.01
#x .m l =1.2 s =0.01
#x .m l =(2+$”L”) /2 s =0.05
#x .m l=1+$”L”−0.2 s =0.01
#x .m l=1+$”L”+0.2 s =0.01
x .m l=2+$”L” s =0.1
y .m l=0 s =0.01
y .m l =0.1 s =0.001
y .m l =0.1+$”T” s =0.001
y .m l =0.105+$”T” s =0.005




#reg ion num=1 mate r i a l=ig zo y . min=0.005 y . max=0.005+$”T”
#===============================================
#reg ion num=2 mate r i a l=s i o 2 y . min=0.005+$”T” y . max=0.105+$”T”
#reg ion num=3 mate r i a l=vacuum y . max=0.005
r eg i on num=1 mate r i a l=s i o 2 y . max=0.1
r eg i on num=2 mate r i a l=IGZO y . min=0.1 y . max=0.1+$”T”
reg i on num=3 mate r i a l=s i o 2 y . min=0.1+$”T” y . max=0.105+$”T”
e l e c num=1 name=gate top
e l e c num=2 name=source y . max=0.1+$”T” y . min=0.1+$”T” x . min=0.0 x . max
=1.0
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contact num=1 workf =4.53
#=============S/D Contacts============
contact num=2 workf =4.13
contact num=3 workf =4.13
#===========Set IGZO Parameters==============
mate r i a l r eg i on=2 mate r i a l=IGZO user . group=semiconductor user . d e f a u l t=
s i l i c o n mun=25 mup=.1 nc300=5e18 nv300=5e18 eg300 =3.05 a f f i n i t y =4.16
p e r m i t t i v i t y =10 mc=.34
#=====================Defec t s=========================
############### Bulk d e f e c t s
d e f e c t s nta =1.55 e20 ntd =1.55 e20 wta=$”cbtw” wtd=$”vbtw” \
nga=0.0 ngd=$”nov” egd=$”eov” wgd=$”wov” \
s i g t a e=$” s i g ” s i g t a h=$” s i g ” s i g t d e=$” s i g ” s i g tdh=$” s i g ” \
s i g g a e=$” s i g ” s iggah=$” s i g ” s i ggde=$” s i g ” s iggdh=$” s i g ” \
numa=128 numd=64 t f i l e=b u l k d e f e c t s . dat
############## Fixed charge at the d i e l e c t r i c /IGZO i n t e r f a c e presumably
c reated during s p u t t e r i n g
i n t e r f a c e y . min=0.1+$”T” y . max=0.1+$”T” qf=$” qf ”
########### For p a s s i v a t i o n use these d e f e c t s at the back channel
i n t d e f e c t s y . min=0.1 y . max=0.1 x . min=0 x . max=2+$”L” nta=0 ntd=0 wta=$”
idcbtw ” wtd=$” idvbtw” \
nga=8e10 ngd=$” n i t ” egd=$” ideov ” wgd=$”idwov” \
s i g t a e=$” s i g ” s i g t a h=$” s i g ” s i g t d e=$” s i g ” s i g tdh=$” s i g ” \
s i g g a e=$” s i g ” s iggah=$” s i g ” s i ggde=$” s i g ” s iggdh=$” s i g ” \
numa=128 numd=64 t f i l e=i n t e r f a c e d e f e c t s . dat d f i l e=t f t ex10 don . dat a f i l e
=t f t e x 1 0 a c c . dat
#
models f e rmi p r i n t
#models bbt . s td
#mate r i a l d . tunne l=1e−6 me . tunne l =0.2
method c l i m i t=1e−4 maxtrap=4 c a r r i e r =1 e l e c t r o n
output con . band va l . band u . trap
#======================== Id−Vg===========================
72
APPENDIX B. SILVACO TCAD SIMULATION CODE
s o l v e i n i t
save o u t f i l e=s o l v e i n i t n i t $ ” n i t ” nta0 ntd0 idcbtw$ ” idcbtw ” idvbtw$ ”
idvbtw” egd$ ” ideov ” idwov$ ” idwov” L$”L” . s t r
s o l v e vgate=−0.1
s o l v e vgate=−0.2
s o l v e vgate=−1
s o l v e vgate=−2
s o l v e vgate=−3
s o l v e vgate=−5
s o l v e vdrain =0.1
save o u t f i l e=vg−5vd0 . 1 n i t $ ” n i t ” nta0 ntd0 idcbtw$ ” idcbtw ” idvbtw$ ”
idvbtw” egd$ ” ideov ” idwov$ ” idwov” L$”L” . s t r
l og out f=6um 0 . 1 V 1umOL nit$” n i t ” nta0 ntd0 idcbtw$ ” idcbtw ” idvbtw$ ”
idvbtw” egd$ ” ideov ” idwov$ ” idwov” L$”L” . l og
s o l v e vgate=−5 vstep =0.1 v f i n a l =10 name=gate
e x t r a c t i n i t i n f =”6um 0 . 1 V 1umOL nit$” n i t ” nta0 ntd0 idcbtw$ ” idcbtw ”
idvbtw$ ” idvbtw” egd$ ” ideov ” idwov$ ” idwov” L$”L” . l og ”
e x t r a c t name=”vg1d ib l ” x . va l from curve ( abs ( v . ” gate ”) , abs ( i . ” dra in ”) )
where y . va l=1e−8
log o f f
#High Drain
s o l v e i n i t
s o l v e vgate=−0.1
s o l v e vgate=−1
s o l v e vgate=−3
s o l v e vgate=−5
s o l v e vdrain =0.1
s o l v e vdrain =0.2
s o l v e vdrain=1
s o l v e vdrain=2
s o l v e vdrain=3
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s o l v e vdrain=4
s o l v e vdrain=5
s o l v e vdrain=7
s o l v e vdrain=10
save o u t f i l e=vg−5vd10 n i t$ ” n i t ” nta0 ntd0 idcbtw$ ” idcbtw ” idvbtw$ ” idvbtw
” egd$ ” ideov ” idwov$ ” idwov” L$”L” . s t r
l og out f=6um 10V 1umOL nit$” n i t ” nta0 ntd0 idcbtw$ ” idcbtw ” idvbtw$ ”
idvbtw” egd$ ” ideov ” idwov$ ” idwov” L$”L” . l og
s o l v e vgate=−5 vstep =0.1 v f i n a l =10 name=gate
l og o f f
e x t r a c t i n i t i n f =”6um 10V 1umOL nit$” n i t ” nta0 ntd0 idcbtw$ ” idcbtw ”
idvbtw$ ” idvbtw” egd$ ” ideov ” idwov$ ” idwov” L$”L” . l og ”
e x t r a c t name=”vg2d ib l ” x . va l from curve ( abs ( v . ” gate ”) , abs ( i . ” dra in ”) )
where y . va l=1e−8
e x t r a c t name=”nd ib l ” abs ( $” vg1d ib l”−$” vg2d ib l ”) /(10 .0−0.1)
e x t r a c t name=”vg1ss ” x . va l from curve ( v . ” gate ” , i . ” dra in ”) where y . va l=1e
−10
e x t r a c t name=”vg2ss ” x . va l from curve ( v . ” gate ” , i . ” dra in ”) where y . va l=1e
−12




Appendix C: Process Recipies
Table C.1: LAM 4600 BCl3/Cl alumina etch recipe.
Parameters Stabalization Breakthrough Etch Purge
Power (W) 0 250 250 0
Gap (cm) 3 3 3 5.3
Pressure (mTorr) 100 100 100 0
N2 (sccm) 13 13 20 25
BCl3 (sccm) 50 50 25 0
Cl2 (sccm) 10 10 30 0
CHCl3 (sccm) 8 8 8 8
Time (s) 15 5 500 5
Table C.2: CVC 601 Sputter Recipes.







Al 1000 Ar 20 5 500
ITO1 180 Ar 20 5 40
Mo 1000 Ar 20 2.8 150
Ti 1000 Ar 20 6 322
TiNx 500 Ar/N2 20/22 4.8/1.2 31
1Pulsed DC sputter with 1600 ns pulse width at 250 kHz
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notebook can be used
Update and insert the
file located in:
Tape into the note-
book: Process Flow
(this document) and
lot split info Impor-
tant Lot Processing
Information Sheet
2 Scribe Tool: Diamond Tips
Scrib Scribe monitor
wafers with the lot
number and M1, M3,
M4. (these can be
found in the monitor
wafer box) Print out
wafer box label and
tape it on 6” or 4”
polypropylene box
Also make sure all
wafers are scribed cor-
rectly.
All Wafers




Tube: Tube 1 Recipe:
350
Grow oxide on all sili-
con wafers








ber: A Thickness: 1
kÅ Time:
5 Mo Sputter Tool: CVC 601 Tar-
get: 2 - Molybde-




300 sec (use shutter)
Dep. Time: 200 sec-
onds
Want a base pressure
of 1.5E-6 before sput-
tering Mo Change the
platen according to
wafer size, Include

































and COPY them to
Lot Folder on morbo.
Save Files as L**D*H
or L**D*V
File Names: Si Wafers











Program 1 or SSI
- Develop.rcp Mask:
RingFET reticle # 5
Job: IGZO1.6IN Pass:
P1 Time: 2.8 sec (in-
tegrate mode) Focus:
0 Alignment Marks: N




11 Inspection Tool: Leica Micro-
scope
Take Pictures of de-
vices on all wafers and
transfer to morbo.
All Wafers
12 Gate Etch Tool: Al etch bench
Chemistry: Al etchant
Time: Until all moly
is removed (about 30
seconds)
Check that etchant is
room temperature be-
fore processing
Etch Times: All Wafers
13 Inspection Tool: Leica Micro-
scope
Take Pictures of de-
vices on all wafers and
transfer to morbo.
All Wafers
14 Resist Strip Tool: Wet Bench Sol-
vent: PRS2000 Temp:

















1,000Å Time: ∼ 12
sec for 1 kÅ ∼ 5 sec
for 500 Å
SMFL low stress 1kA
TEOS recipe Use bare















runs (about 9min for
6”, 7min for 4”)
425 LTO Use bare Si









ness: 500 Å Recipe:
B6-1M NIT CON
Time: 6 sec




























Turn the torch con-
troller ON (Power
then manual) and
wait till it heats up to
800 C before starting
recipe
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IGZO thickness: Å All Wafers
or SPC
wafers












Program 1 or SSI
- Develop.rcp Mask:
RingFET reticle # 5
Job: IGZO1.6IN Pass:
P4 Time: 2.8 sec (in-
tegrate mode) Focus:
0 Alignment Marks: N
Adjust alignment as
necessary Verify step-
per is in INTEGRATE
& 6” Mode
All Wafers
20 Inspection Tool: Leica Micro-
scope
Take Pictures of de-
vices on all wafers and
transfer to morbo.
Verify alignment All Wafers
21 IGZO Etch Wetbench Etchant:






look for visual end-
point Time: Depends
on thickness Use ZnO
dedicated petridishes




Etch Time: All Wafers
22 Inspection Tool: Leica Micro-
scope
Take Pictures of de-
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23 Resist Strip Use acetone + IPA





Time: 5 min (each
bath)
First strip off resist us-
ing acetone and then
before rinsing in DI
water, rinse with IPA.
Dont do DI water


















Program 1 or SSI
- Develop.rcp Mask:
RingFET reticle # 8
Job: IGZO1.6IN Pass:
P1 Time: 2.8 sec (in-
tegrate mode) Focus:
0 Alignment Marks: N
Adjust alignment as
necessary Verify step-
per is in INTEGRATE
& 6” Mode
All Wafers
26 Inspection Tool: Leica Microsope Take Pictures of de-
vices on all wafers and
transfer to morbo.
All Wafers
27a Oxide etch Tool: MOS grade 10:1
BOE verify etch rate
first
∼ 2.5 min for 1 kÅ
TEOS oxide
Etch Time: All Wafers
27b SiNx etch Tool: MOS grade
10:1 BOE Time: 2.5





oxide before dry etch-
ing nitride
28 Inspection Tool: Leica Microsope Take Pictures of de-
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29 Resist Strip Use acetone + IPA





Time: 5 min (each
bath)
First strip off resist us-
ing acetone and then
before rinsing in DI
water, rinse with IPA.
Dont do DI water
rinse right after ace-
tone.
All Wafers
30 Inspection Tool: Leica Microsope Take Pictures of
devices on all SPC








Use SVG for HMDS
prime ONLY SCS
spinner for LOR coat
(LOR 5A 35sec @
2k rpm) 1 min 150C
hot-plate bake Coat












phy Tool: SVG Pro-
gram 1 or SSI Mask:
RingFET reticle # 8
Job: IGZO1.6IN Pass:
P2 Time: 2.8 sec (in-
tegrate mode) Focus:
0 Alignment Marks: N
Adjust alignment as
necessary Verify step-
per is in INTEGRATE
& 6” Mode No post
develop bake
All Wafers
33 Inspection Tool: Leica Microsope Take Pictures of
devices on all SPC









Tool: CVC 601 Tar-
get: 2 - Molybde-




300 sec (use shutter)
Dep. Time: 200 sec-
onds Tool: CVC 601
Target: 1 Al/Si Ar




sec (use shutter) Dep.
Time: 300 seconds
Or Tool: CHA Flash
evaporator Thickness:
2.5 kÅ
Sputter thin Mo then
sputter Al Wait 5 min
between sputter tar-
gets to allow wafers to
cool If evaporating Al
use the 100% Al wire
All SPC
wafers
35 Metal lift-off Tool: Ultrasonic
Bench Perform tape








36 Inspection Tool: Leica Microsope Take Pictures of
devices on all SPC














Use SVG for HMDS
prime ONLY SCS
spinner for LOR coat
(LOR 5A 35sec @
2k rpm) 1 min 150C
hot-plate bake Coat




5A, 150C bake, HPR
504, 100C bake
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phy Tool: SVG Pro-
gram 1 or SSI Mask:
RingFET reticle # 8
Job: IGZO1.6IN Pass:
P4 Time: 2.8 sec (in-
tegrate mode) Focus:
0 Alignment Marks: N
Adjust alignment as
necessary Verify step-
per is in INTEGRATE















3000rpm for 45 sec,
bake 140C until Blue
oven is at 140C Cure:
With wafers in Blue
oven ramp up to 250C
in Nitrogen, once at
temp cure for 60min
Coat adhesion pro-
moter before coating
BCB Time at 140C is
not that critical Make
sure that the wafers















bake, HPR 504, 100C
bake
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phy Tool: SVG Pro-
gram 1 or SSI Mask:
RingFET reticle # 8
Job: IGZO1.6IN Pass:
P3 Time: 2.8 sec (in-
tegrate mode) Focus:
0 Alignment Marks: N
Adjust alignment as
necessary Verify step-














HF MOS grade 10:1
or PAD etch Find etch













41 Inspection Tool: Leica Microsope Take Pictures of
devices on all SPC




42 IGZO anneal Tool: Bruce Furnace Check experiment All SPC
wafers
43 Final Testing All Wafers
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notebook can be used
Update and insert the
file located in:
Tape into the note-
book: Process Flow
(this document) and
lot split info Impor-
tant Lot Processing
Information Sheet
2 Scribe Tool: Diamond Tips
Scrib Scribe monitor
wafers with the lot
number and M1, M3,
M4. (these can be
found in the monitor
wafer box) Print out
wafer box label and
tape it on 6” or 4”
polypropylene box
Also make sure all
wafers are scribed cor-
rectly.
All Wafers




Tube: Tube 1 Recipe:
350
Grow oxide on all sili-
con wafers














IGZO thickness: Å All Wafers
or SPC
wafers














Program 1 or SSI
- Develop.rcp Mask:
RingFET reticle # 5
Job: IGZO1.6IN Pass:
P4 Time: 2.8 sec (in-
tegrate mode) Focus:
0 Alignment Marks: N
Adjust alignment as
necessary Verify step-
per is in INTEGRATE
& 6” Mode
All Wafers
8 Inspection Tool: Leica Micro-
scope
Take Pictures of de-
vices on all wafers and
transfer to morbo.
Verify alignment All Wafers
9 IGZO Etch Wetbench Etchant:






look for visual end-
point Time: Depends
on thickness Use ZnO
dedicated petridishes




Etch Time: All Wafers
10 Inspection Tool: Leica Micro-
scope
Take Pictures of de-
vices on all wafers and
transfer to morbo.
All Wafers
11 Resist Strip Use acetone + IPA





Time: 5 min (each
bath)
First strip off resist us-
ing acetone and then
before rinsing in DI
water, rinse with IPA.
Dont do DI water




APPENDIX E. TGcop PROCESS FLOW
12 S/D lift-off
lithography
Use SVG for HMDS
prime ONLY SCS
spinner for LOR coat
(LOR 5A 35sec @
2k rpm) 1 min 150C
hot-plate bake Coat











phy Tool: SVG Pro-
gram 1 or SSI Mask:
RingFET reticle # 8
Job: IGZO1.6IN Pass:
P2 Time: 2.8 sec (in-
tegrate mode) Focus:
0 Alignment Marks: N
Adjust alignment as
necessary Verify step-
per is in INTEGRATE
& 6” Mode No post
develop bake
All Wafers
14 Inspection Tool: Leica Microsope Take Pictures of
devices on all SPC






Tool: CVC 601 Tar-
get: 2 - Molybde-




300 sec (use shutter)
Dep. Time: 200 sec-
onds Tool: CVC 601
Target: 1 Al/Si Ar




sec (use shutter) Dep.
Time: 300 seconds
Or Tool: CHA Flash
evaporator Thickness:
2.5 kÅ
Sputter thin Mo then
sputter Al Wait 5 min
between sputter tar-
gets to allow wafers to
cool If evaporating Al




APPENDIX E. TGcop PROCESS FLOW
16 Metal lift-off Tool: Ultrasonic
Bench Perform tape








17 Inspection Tool: Leica Microsope Take Pictures of
devices on all SPC






LTO, TEOS - depend-
ing on the experiment
Thickness:







Program 1 or SSI
Mask: RingFET












HF MOS grade 10:1
or PAD etch Find etch




22 Inspection Tool: Leica Microsope Take Pictures of
devices on all SPC










Use SVG for HMDS
prime ONLY SCS
spinner for LOR coat
(LOR 5A 35sec @
2k rpm) 1 min 150C
hot-plate bake Coat












phy Tool: SVG Pro-
gram 1 or SSI Mask:
RingFET reticle # 8
Job: IGZO1.6IN Pass:
P3 Time: 2.8 sec (in-
tegrate mode) Focus:
0 Alignment Marks: N
Adjust alignment as
necessary Verify step-











26 Metal lift-off Tool: Ultrasonic
Bench Perform tape








27 Inspection Tool: Leica Microsope Take Pictures of
devices on all SPC




28 Final Testing All Wafers
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Appendix F: TGstg Process Flow





notebook can be used
Update and insert the
file located in:
Tape into the note-
book: Process Flow
(this document) and
lot split info Impor-
tant Lot Processing
Information Sheet
2 Scribe Tool: Diamond Tips
Scrib Scribe monitor
wafers with the lot
number and M1, M3,
M4. (these can be
found in the monitor
wafer box) Print out
wafer box label and
tape it on 6” or 4”
polypropylene box
Also make sure all
wafers are scribed cor-
rectly.
All Wafers




Tube: Tube 1 Recipe:
350
Grow oxide on all sili-
con wafers


























APPENDIX F. TGstg PROCESS FLOW
6 S/D lift-off
lithography
Use SVG for HMDS
prime ONLY SCS
spinner for LOR coat
(LOR 5A 35sec @
2k rpm) 1 min 150C
hot-plate bake Coat












phy Tool: SVG Pro-
gram 1 or SSI Mask:
RingFET reticle # 7
Job: IGZO1.6IN Pass:
P1 Time: 2.8 sec (in-
tegrate mode) Focus:
0 Alignment Marks: N
Adjust alignment as
necessary Verify step-
per is in INTEGRATE
& 6” Mode No post
develop bake
All Wafers
8 Inspection Tool: Leica Microsope Take Pictures of
devices on all SPC







Tool: CVC 601 Tar-





300 sec (use shutter)
Dep. Time: 300
seconds Tool: CVC
601 Target: 3 Ti-
tanium Ar Flow: 20
sccm Pressure: 4.8












APPENDIX F. TGstg PROCESS FLOW
10 Metal lift-off Tool: Ultrasonic
Bench NO tape liftoff








11 Inspection Tool: Leica Microsope Take Pictures of
devices on all SPC








IGZO thickness: Å All Wafers
or SPC
wafers












Program 1 or SSI
- Develop.rcp Mask:
RingFET reticle # 5
Job: IGZO1.6IN Pass:
P4 Time: 2.8 sec (in-
tegrate mode) Focus:
0 Alignment Marks: N
Adjust alignment as
necessary Verify step-
per is in INTEGRATE
& 6” Mode
All Wafers
15 Inspection Tool: Leica Micro-
scope
Take Pictures of de-
vices on all wafers and
transfer to morbo.
Verify alignment All Wafers
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APPENDIX F. TGstg PROCESS FLOW
16 IGZO Etch Wetbench Etchant:






look for visual end-
point Time: Depends




Etch Time: All Wafers
17 Inspection Tool: Leica Micro-
scope
Take Pictures of de-
vices on all wafers and
transfer to morbo.
All Wafers
18 Resist Strip Use acetone + IPA





Time: 5 min (each
bath)
First strip off resist us-
ing acetone and then
before rinsing in DI
water, rinse with IPA.
Dont do DI water





LTO, TEOS - depend-
ing on the experiment
Thickness:







Program 1 or SSI
Mask: RingFET








per is in INTEGRATE
& 6” Mode
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APPENDIX F. TGstg PROCESS FLOW
22 S/D contact
etch
HF MOS grade 10:1
or PAD etch Find etch




23 Inspection Tool: Leica Microsope Take Pictures of
devices on all SPC








Use SVG for HMDS
prime ONLY SCS
spinner for LOR coat
(LOR 5A 35sec @
2k rpm) 1 min 150C
hot-plate bake Coat












phy Tool: SVG Pro-
gram 1 or SSI Mask:
RingFET reticle # 8
Job: IGZO1.6IN Pass:
P3 Time: 2.8 sec (in-
tegrate mode) Focus:
0 Alignment Marks: N
Adjust alignment as
necessary Verify step-











27 Metal lift-off Tool: Ultrasonic
Bench Perform tape








28 Inspection Tool: Leica Microsope Take Pictures of
devices on all SPC




29 Final Testing All Wafers
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APPENDIX F. TGstg PROCESS FLOW
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Appendix G: DG Process Flow





notebook can be used
Update and insert the
file located in:
Tape into the note-
book: Process Flow
(this document) and
lot split info Impor-
tant Lot Processing
Information Sheet
2 Scribe Tool: Diamond Tips
Scrib Scribe monitor
wafers with the lot
number and M1, M3,
M4. (these can be
found in the monitor
wafer box) Print out
wafer box label and
tape it on 6” or 4”
polypropylene box
Also make sure all
wafers are scribed cor-
rectly.
All Wafers




Tube: Tube 1 Recipe:
350
Grow oxide on all sili-
con wafers








ber: A Thickness: 1
kÅ Time:
5 Mo Sputter Tool: CVC 601 Tar-
get: 2 - Molybde-




300 sec (use shutter)
Dep. Time: 200 sec-
onds
Want a base pressure
of 1.5E-6 before sput-
tering Mo Change the
platen according to
wafer size, Include

































and COPY them to
Lot Folder on morbo.
Save Files as L**D*H
or L**D*V
File Names: Si Wafers











Program 1 or SSI
- Develop.rcp Mask:
RingFET reticle # 5
Job: IGZO1.6IN Pass:
P1 Time: 2.8 sec (in-
tegrate mode) Focus:
0 Alignment Marks: N




11 Inspection Tool: Leica Micro-
scope
Take Pictures of de-
vices on all wafers and
transfer to morbo.
All Wafers
12 Gate Etch Tool: Al etch bench
Chemistry: Al etchant
Time: Until all moly
is removed (about 30
seconds)
Check that etchant is
room temperature be-
fore processing
Etch Times: All Wafers
13 Inspection Tool: Leica Micro-
scope
Take Pictures of de-
vices on all wafers and
transfer to morbo.
All Wafers
14 Resist Strip Tool: Wet Bench Sol-
vent: PRS2000 Temp:

















1,000Å Time: ∼ 12
sec for 1 kÅ ∼ 5 sec
for 500 Å
SMFL low stress 1kA
TEOS recipe Use bare















runs (about 9min for
6”, 7min for 4”)
425 LTO Use bare Si









ness: 500 Å Recipe:
B6-1M NIT CON
Time: 6 sec




























Turn the torch con-
troller ON (Power
then manual) and
wait till it heats up to
800 C before starting
recipe
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IGZO thickness: Å All Wafers
or SPC
wafers












Program 1 or SSI
- Develop.rcp Mask:
RingFET reticle # 5
Job: IGZO1.6IN Pass:
P4 Time: 2.8 sec (in-
tegrate mode) Focus:
0 Alignment Marks: N
Adjust alignment as
necessary Verify step-
per is in INTEGRATE
& 6” Mode
All Wafers
20 Inspection Tool: Leica Micro-
scope
Take Pictures of de-
vices on all wafers and
transfer to morbo.
Verify alignment All Wafers
21 IGZO Etch Wetbench Etchant:






look for visual end-
point Time: Depends
on thickness Use ZnO
dedicated petridishes




Etch Time: All Wafers
22 Inspection Tool: Leica Micro-
scope
Take Pictures of de-




APPENDIX G. DG PROCESS FLOW
23 Resist Strip Use acetone + IPA





Time: 5 min (each
bath)
First strip off resist us-
ing acetone and then
before rinsing in DI
water, rinse with IPA.
Dont do DI water


















Program 1 or SSI
- Develop.rcp Mask:
RingFET reticle # 8
Job: IGZO1.6IN Pass:
P1 Time: 2.8 sec (in-
tegrate mode) Focus:
0 Alignment Marks: N
Adjust alignment as
necessary Verify step-
per is in INTEGRATE
& 6” Mode
All Wafers
26 Inspection Tool: Leica Microsope Take Pictures of de-
vices on all wafers and
transfer to morbo.
All Wafers
27a Oxide etch Tool: MOS grade 10:1
BOE verify etch rate
first
∼ 2.5 min for 1 kÅ
TEOS oxide
Etch Time: All Wafers
27b SiNx etch Tool: MOS grade
10:1 BOE Time: 2.5





oxide before dry etch-
ing nitride
28 Inspection Tool: Leica Microsope Take Pictures of de-




APPENDIX G. DG PROCESS FLOW
29 Resist Strip Use acetone + IPA





Time: 5 min (each
bath)
First strip off resist us-
ing acetone and then
before rinsing in DI
water, rinse with IPA.
Dont do DI water
rinse right after ace-
tone.
All Wafers
30 Inspection Tool: Leica Microsope Take Pictures of
devices on all SPC








Use SVG for HMDS
prime ONLY SCS
spinner for LOR coat
(LOR 5A 35sec @
2k rpm) 1 min 150C
hot-plate bake Coat












phy Tool: SVG Pro-
gram 1 or SSI Mask:
RingFET reticle # 8
Job: IGZO1.6IN Pass:
P2 Time: 2.8 sec (in-
tegrate mode) Focus:
0 Alignment Marks: N
Adjust alignment as
necessary Verify step-
per is in INTEGRATE
& 6” Mode No post
develop bake
All Wafers
33 Inspection Tool: Leica Microsope Take Pictures of
devices on all SPC









Tool: CVC 601 Tar-
get: 2 - Molybde-




300 sec (use shutter)
Dep. Time: 200 sec-
onds Tool: CVC 601
Target: 1 Al/Si Ar




sec (use shutter) Dep.
Time: 300 seconds
Or Tool: CHA Flash
evaporator Thickness:
2.5 kÅ
Sputter thin Mo then
sputter Al Wait 5 min
between sputter tar-
gets to allow wafers to
cool If evaporating Al
use the 100% Al wire
All SPC
wafers
35 Metal lift-off Tool: Ultrasonic
Bench Perform tape








36 Inspection Tool: Leica Microsope Take Pictures of
devices on all SPC





















Program 1 or SSI
Mask: RingFET












HF MOS grade 10:1
or PAD etch Find etch




40 Inspection Tool: Leica Microsope Take Pictures of
devices on all SPC








Use SVG for HMDS
prime ONLY SCS
spinner for LOR coat
(LOR 5A 35sec @
2k rpm) 1 min 150C
hot-plate bake Coat











phy Tool: SVG Pro-
gram 1 or SSI Mask:
RingFET reticle # 8
Job: IGZO1.6IN Pass:
P3 Time: 2.8 sec (in-
tegrate mode) Focus:
0 Alignment Marks: N
Adjust alignment as
necessary Verify step-












APPENDIX G. DG PROCESS FLOW
44 Metal lift-off Tool: Ultrasonic
Bench Perform tape








45 Inspection Tool: Leica Microsope Take Pictures of
devices on all SPC




46 Final Testing All Wafers
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